1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442
|
; RUN: llvm-as < %s | llvm-dis > %t.orig
; RUN: llvm-as < %s | llvm-c-test --echo > %t.echo
; RUN: diff -w %t.orig %t.echo
;
source_filename = "/test/Bindings/echo.ll"
target datalayout = "e-m:o-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-apple-macosx10.11.0"
module asm "classical GAS"
%S = type { i64, ptr }
@var = global i32 42
@ext = external global ptr
@cst = constant %S { i64 1, ptr @cst }
@tl = thread_local global { i64, ptr } { i64 1, ptr @cst }
@arr = linkonce_odr global [5 x i8] [ i8 2, i8 3, i8 5, i8 7, i8 11 ]
@str = private unnamed_addr constant [13 x i8] c"hello world\0A\00"
@locStr = private local_unnamed_addr constant [13 x i8] c"hello world\0A\00"
@caLarge = private constant [2 x i128] [ i128 12345, i128 67890 ]
@hidden = hidden global i32 7
@protected = protected global i32 23
@section = global i32 27, section ".custom"
@align = global i32 31, align 4
@nullptr = global ptr null
@const_gep = global ptr getelementptr (i32, ptr @var, i64 2)
@const_inbounds_gep = global ptr getelementptr inbounds (i32, ptr @var, i64 1)
@const_gep_nuw = global ptr getelementptr nuw (i32, ptr @var, i64 1)
@const_gep_nusw = global ptr getelementptr nusw (i32, ptr @var, i64 1)
@const_gep_nuw_inbounds = global ptr getelementptr nuw inbounds (i32, ptr @var, i64 1)
@aliased1 = alias i32, ptr @var
@aliased2 = internal alias i32, ptr @var
@aliased3 = external alias i32, ptr @var
@aliased4 = weak alias i32, ptr @var
@aliased5 = weak_odr alias i32, ptr @var
@ifunc = ifunc i32 (i32), ptr @ifunc_resolver
@ptrauth_addr_disc = global i32 0
@ptrauth_data = global i32 0
@ptrauth_ptr_01 = global ptr ptrauth (ptr @ptrauth_data, i32 77, i64 1001, ptr @ptrauth_addr_disc)
@ptrauth_ptr_02 = global ptr ptrauth (ptr @ptrauth_data, i32 11, i64 99, ptr null)
define ptr @ifunc_resolver() {
entry:
ret ptr null
}
define { i64, ptr } @unpackrepack(%S %s) {
%1 = extractvalue %S %s, 0
%2 = extractvalue %S %s, 1
%3 = insertvalue { i64, ptr } undef, ptr %2, 1
%4 = insertvalue { i64, ptr } %3, i64 %1, 0
ret { i64, ptr } %4
}
declare void @decl()
; TODO: label and metadata types
define void @types() {
%1 = alloca half, align 2
%2 = alloca float, align 4
%3 = alloca double, align 8
%4 = alloca x86_fp80, align 16
%5 = alloca fp128, align 16
%6 = alloca ppc_fp128, align 16
%7 = alloca i7, align 1
%8 = alloca ptr, align 8
%9 = alloca [3 x i22], align 4
%10 = alloca ptr addrspace(5), align 8
%11 = alloca <5 x ptr>, align 64
%12 = alloca <1 x i64>, align 8
ret void
}
; Target extension types:
define target("target.ext.1") @target_ext_01(target("target.ext.1") %0) {
ret target("target.ext.1") %0
}
define target("target.ext.2", i8, i1) @target_ext_02(target("target.ext.2", i8, i1) %0) {
ret target("target.ext.2", i8, i1) %0
}
define target("target.ext.3", 7) @target_ext_03(target("target.ext.3", 7) %0) {
ret target("target.ext.3", 7) %0
}
define target("target.ext.4", i1, i32, 7) @target_ext_04(target("target.ext.4", i1, i32, 7) %0) {
ret target("target.ext.4", i1, i32, 7) %0
}
define i32 @iops(i32 %a, i32 %b) {
%1 = add i32 %a, %b
%2 = mul i32 %a, %1
%3 = sub i32 %2, %1
%4 = udiv i32 %3, %b
%5 = sdiv i32 %2, %4
%6 = urem i32 %3, %5
%7 = srem i32 %2, %6
%8 = shl i32 %1, %b
%9 = lshr i32 %a, %7
%10 = ashr i32 %b, %8
%11 = and i32 %9, %10
%12 = or i32 %2, %11
%13 = xor i32 %12, %4
%14 = add nuw i32 %13, %a
%15 = add nsw i32 %14, %b
%16 = add nuw nsw i32 %15, %a
%17 = shl nuw i32 %16, %a
%18 = shl nsw i32 %17, %b
%19 = shl nuw nsw i32 %18, %a
%20 = udiv exact i32 %19, %1
%21 = sdiv exact i32 %20, %2
%22 = lshr exact i32 %21, %4
%23 = ashr exact i32 %22, %14
%24 = zext i32 %23 to i64
%25 = zext nneg i32 %23 to i64
%26 = or disjoint i32 %23, %a
ret i32 %26
}
define i32 @call() {
%1 = call i32 @iops(i32 23, i32 19)
ret i32 %1
}
define i32 @tailcall() {
%1 = tail call i32 @call()
ret i32 %1
}
define i32 @musttailcall() {
%1 = musttail call i32 @call()
ret i32 %1
}
define i32 @notailcall() {
%1 = notail call i32 @call()
ret i32 %1
}
define i32 @call_inline_asm(i32 %0) {
; Test Intel syntax
%2 = tail call i32 asm sideeffect inteldialect "mov $0, $1", "=r,r,~{dirflag},~{fpsr},~{flags}"(i32 %0)
%3 = tail call i32 asm sideeffect inteldialect "lea $0, [$1+$2]", "=r,r,r,~{dirflag},~{fpsr},~{flags}"(i32 %0, i32 %2)
%4 = tail call i32 asm inteldialect "mov $0, $1", "=r,r,~{dirflag},~{fpsr},~{flags}"(i32 %3)
%5 = tail call i32 asm inteldialect unwind "mov $0, $1", "=r,r,~{dirflag},~{fpsr},~{flags}"(i32 %4)
%6 = tail call i32 asm alignstack inteldialect "mov $0, $1", "=r,r,~{dirflag},~{fpsr},~{flags}"(i32 %5)
; Test AT&T syntax
%7 = tail call i32 asm "mov $1, $0", "=r,r,~{dirflag},~{fpsr},~{flags}"(i32 %6)
%8 = tail call i32 asm sideeffect "mov $1, $0", "=r,r,~{dirflag},~{fpsr},~{flags}"(i32 %7)
%9 = tail call i32 asm alignstack "mov $1, $0", "=r,r,~{dirflag},~{fpsr},~{flags}"(i32 %8)
%10 = tail call i32 asm alignstack unwind "mov $1, $0", "=r,r,~{dirflag},~{fpsr},~{flags}"(i32 %9)
ret i32 %10
}
define i32 @cond(i32 %a, i32 %b) {
br label %br
unreachable:
unreachable
br:
%1 = icmp eq i32 %a, %b
br i1 %1, label %next0, label %unreachable
next0:
%2 = icmp ne i32 %a, %b
br i1 %2, label %next1, label %unreachable
next1:
%3 = icmp ugt i32 %a, %b
br i1 %3, label %next2, label %unreachable
next2:
%4 = icmp uge i32 %a, %b
br i1 %4, label %next3, label %unreachable
next3:
%5 = icmp ult i32 %a, %b
br i1 %5, label %next4, label %unreachable
next4:
%6 = icmp ule i32 %a, %b
br i1 %6, label %next5, label %unreachable
next5:
%7 = icmp sgt i32 %a, %b
br i1 %7, label %next6, label %unreachable
next6:
%8 = icmp sge i32 %a, %b
br i1 %8, label %next7, label %unreachable
next7:
%9 = icmp slt i32 %a, %b
br i1 %9, label %next8, label %unreachable
next8:
%10 = icmp sle i32 %a, %b
br i1 %10, label %next9, label %unreachable
next9:
ret i32 0
}
define i32 @loop(i32 %i) {
br label %cond
cond:
%c = phi i32 [ %i, %0 ], [ %j, %do ]
%p = phi i32 [ %r, %do ], [ 789, %0 ]
%1 = icmp eq i32 %c, 0
br i1 %1, label %do, label %done
do:
%2 = sub i32 %p, 23
%j = sub i32 %i, 1
%r = mul i32 %2, 3
br label %cond
done:
ret i32 %p
}
define void @memops(ptr %ptr) {
%a = load i8, ptr %ptr
%b = load volatile i8, ptr %ptr
%c = load i8, ptr %ptr, align 8
%d = load atomic i8, ptr %ptr acquire, align 32
%e = load atomic i8, ptr %ptr syncscope("singlethread") acquire, align 32
store i8 0, ptr %ptr
store volatile i8 0, ptr %ptr
store i8 0, ptr %ptr, align 8
store atomic i8 0, ptr %ptr release, align 32
store atomic i8 0, ptr %ptr syncscope("singlethread") release, align 32
%f = atomicrmw add ptr %ptr, i8 0 monotonic, align 1
%g = atomicrmw volatile xchg ptr %ptr, i8 0 acq_rel, align 8
%h = atomicrmw volatile xchg ptr %ptr, i8 0 syncscope("singlethread") acq_rel, align 8
%i = atomicrmw volatile xchg ptr %ptr, i8 0 syncscope("agent") acq_rel, align 8
%j = cmpxchg ptr %ptr, i8 1, i8 2 seq_cst acquire, align 1
%k = cmpxchg weak ptr %ptr, i8 1, i8 2 seq_cst acquire, align 8
%l = cmpxchg volatile ptr %ptr, i8 1, i8 2 monotonic monotonic, align 16
%m = cmpxchg volatile ptr %ptr, i8 1, i8 2 syncscope("singlethread") monotonic monotonic, align 16
%n = cmpxchg volatile ptr %ptr, i8 1, i8 2 syncscope("agent") monotonic monotonic, align 16
fence syncscope("singlethread") acquire
fence syncscope("agent") acquire
ret void
}
define i32 @vectorops(i32, i32) {
%a = insertelement <4 x i32> undef, i32 %0, i32 0
%b = insertelement <4 x i32> %a, i32 %1, i32 2
%c = shufflevector <4 x i32> %b, <4 x i32> undef, <4 x i32> zeroinitializer
%d = shufflevector <4 x i32> %c, <4 x i32> %b, <4 x i32> <i32 1, i32 2, i32 3, i32 0>
%e = add <4 x i32> %d, %a
%f = mul <4 x i32> %e, %b
%g = xor <4 x i32> %f, %d
%h = or <4 x i32> %f, %e
%i = lshr <4 x i32> %h, <i32 2, i32 2, i32 2, i32 2>
%j = shl <4 x i32> %i, <i32 2, i32 3, i32 4, i32 5>
%k = shufflevector <4 x i32> %j, <4 x i32> %i, <4 x i32> <i32 2, i32 3, i32 undef, i32 undef>
%m = shufflevector <4 x i32> %k, <4 x i32> undef, <1 x i32> <i32 1>
%n = shufflevector <4 x i32> %j, <4 x i32> undef, <8 x i32> <i32 0, i32 0, i32 1, i32 2, i32 undef, i32 3, i32 undef, i32 undef>
%p = extractelement <8 x i32> %n, i32 5
ret i32 %p
}
define i32 @scalablevectorops(i32, <vscale x 4 x i32>) {
%a = insertelement <vscale x 4 x i32> undef, i32 %0, i32 0
%b = insertelement <vscale x 4 x i32> %a, i32 %0, i32 2
%c = shufflevector <vscale x 4 x i32> %b, <vscale x 4 x i32> undef, <vscale x 4 x i32> zeroinitializer
%e = add <vscale x 4 x i32> %a, %1
%f = mul <vscale x 4 x i32> %e, %b
%g = xor <vscale x 4 x i32> %f, %e
%h = or <vscale x 4 x i32> %g, %e
%i = lshr <vscale x 4 x i32> %h, undef
%j = extractelement <vscale x 4 x i32> %i, i32 3
ret i32 %j
}
declare void @personalityFn()
define void @exn() personality ptr @personalityFn {
entry:
invoke void @decl()
to label %via.cleanup unwind label %exn.dispatch
via.cleanup:
invoke void @decl()
to label %via.catchswitch unwind label %cleanup.inner
cleanup.inner:
%cp.inner = cleanuppad within none []
cleanupret from %cp.inner unwind label %exn.dispatch
via.catchswitch:
invoke void @decl()
to label %exit unwind label %dispatch.inner
dispatch.inner:
%cs.inner = catchswitch within none [label %pad.inner] unwind label %exn.dispatch
pad.inner:
%catch.inner = catchpad within %cs.inner [i32 0]
catchret from %catch.inner to label %exit
exn.dispatch:
%cs = catchswitch within none [label %pad1, label %pad2] unwind label %cleanup
pad1:
catchpad within %cs [i32 1]
unreachable
pad2:
catchpad within %cs [i32 2]
unreachable
cleanup:
%cp = cleanuppad within none []
cleanupret from %cp unwind to caller
exit:
ret void
}
define void @operandbundles() personality ptr @personalityFn {
call void @decl() [ "foo"(), "bar\00x"(i32 0, ptr null, token none) ]
invoke void @decl() [ "baz"(label %bar) ] to label %foo unwind label %bar
foo:
ret void
bar:
%1 = landingpad { ptr, i32 }
cleanup
ret void
}
define void @with_debuginfo() !dbg !4 {
ret void, !dbg !7
}
declare ptr @llvm.stacksave()
declare void @llvm.stackrestore(ptr)
declare void @llvm.lifetime.start.p0(i64, ptr)
declare void @llvm.lifetime.end.p0(i64, ptr)
define void @test_intrinsics() {
entry:
%sp = call ptr @llvm.stacksave()
%0 = alloca i8, align 1
call void @llvm.lifetime.start.p0(i64 1, ptr %0)
call void @llvm.lifetime.end.p0(i64 1, ptr %0)
call void @llvm.stackrestore(ptr %sp)
ret void
}
define void @test_fast_math_flags(i1 %c, float %a, float %b) {
entry:
%select.f.1 = select i1 %c, float %a, float %b
%select.f.2 = select nsz i1 %c, float %a, float %b
%select.f.3 = select fast i1 %c, float %a, float %b
%select.f.4 = select nnan arcp afn i1 %c, float %a, float %b
br i1 %c, label %choose_a, label %choose_b
choose_a:
br label %final
choose_b:
br label %final
final:
%phi.f.1 = phi float [ %a, %choose_a ], [ %b, %choose_b ]
%phi.f.2 = phi nsz float [ %a, %choose_a ], [ %b, %choose_b ]
%phi.f.3 = phi fast float [ %a, %choose_a ], [ %b, %choose_b ]
%phi.f.4 = phi nnan arcp afn float [ %a, %choose_a ], [ %b, %choose_b ]
ret void
}
define float @test_fast_math_flags_call_inner(float %a) {
ret float %a
}
define void @test_fast_math_flags_call_outer(float %a) {
%a.1 = call float @test_fast_math_flags_call_inner(float %a)
%a.2 = call nsz float @test_fast_math_flags_call_inner(float %a)
%a.3 = call fast float @test_fast_math_flags_call_inner(float %a)
%a.4 = call nnan arcp afn float @test_fast_math_flags_call_inner(float %a)
ret void
}
define void @test_func_prefix_data_01() prefix i32 123 {
ret void
}
define void @test_func_prefix_data_02() prefix i64 2000 {
ret void
}
%func_prolog_struct = type <{ i8, i8, ptr }>
define void @test_func_prologue_data_01() prologue %func_prolog_struct <{ i8 235, i8 8, ptr zeroinitializer}> {
ret void
}
define void @test_call_br_01(i32 %input) {
entry:
callbr void asm "nop", "r,!i"(i32 %input) to label %bb_01 [label %bb_02]
bb_01:
ret void
bb_02:
ret void
}
define void @test_call_br_02(i32 %input0, i32 %input1) {
entry:
; Multiple indirect destinations, operand bundles, and arguments
callbr void asm "nop", "r,r,!i,!i"(i32 %input0, i32 %input1)
["op0"(i32 %input1), "op1"(label %bb_02)]
to label %bb_01 [label %bb_03, label %bb_02]
bb_01:
ret void
bb_02:
ret void
bb_03:
ret void
}
define ptr @test_gep_no_wrap_flags(ptr %0) {
%gep.1 = getelementptr i8, ptr %0, i32 4
%gep.inbounds = getelementptr inbounds i8, ptr %0, i32 4
%gep.nuw = getelementptr nuw i8, ptr %0, i32 4
%gep.nuw.inbounds = getelementptr inbounds nuw i8, ptr %0, i32 4
%gep.nusw = getelementptr nusw i8, ptr %0, i32 4
ret ptr %gep.nusw
}
define void @test_icmp_same_sign(i32 %a, i32 %b) {
%icmp.1 = icmp eq i32 %a, %b
%icmp.2 = icmp slt i32 %a, %b
%icmp.3 = icmp samesign eq i32 %a, %b
%icmp.4 = icmp samesign slt i32 %a, %b
ret void
}
!llvm.dbg.cu = !{!0, !2}
!llvm.module.flags = !{!3}
!0 = distinct !DICompileUnit(language: DW_LANG_C, file: !1, producer: "", isOptimized: true, runtimeVersion: 0, emissionKind: FullDebug)
!1 = !DIFile(filename: "echo.ll", directory: "/llvm/test/Bindings/llvm-c/echo.ll")
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !1, producer: "", isOptimized: true, runtimeVersion: 0, emissionKind: FullDebug)
!3 = !{i32 2, !"Debug Info Version", i32 3}
!4 = distinct !DISubprogram(name: "with_debuginfo", linkageName: "_with_debuginfo", scope: null, file: !1, line: 42, type: !5, isLocal: false, isDefinition: true, scopeLine: 1519, flags: DIFlagPrototyped, isOptimized: true, unit: !0, templateParams: !6, retainedNodes: !6)
!5 = !DISubroutineType(types: !6)
!6 = !{}
!7 = !DILocation(line: 42, scope: !8, inlinedAt: !11)
!8 = distinct !DILexicalBlock(scope: !9, file: !1, line: 42, column: 12)
!9 = distinct !DISubprogram(name: "fake_inlined_block", linkageName: "_fake_inlined_block", scope: null, file: !1, line: 82, type: !5, isLocal: false, isDefinition: true, scopeLine: 82, flags: DIFlagPrototyped, isOptimized: true, unit: !2, templateParams: !6, retainedNodes: !6)
!10 = distinct !DILocation(line: 84, scope: !8, inlinedAt: !11)
!11 = !DILocation(line: 42, scope: !4)
|