File: vsplat-ext.ll

package info (click to toggle)
llvm-toolchain-21 1%3A21.1.0-1
  • links: PTS, VCS
  • area: main
  • in suites: sid
  • size: 2,235,796 kB
  • sloc: cpp: 7,617,614; ansic: 1,433,901; asm: 1,058,726; python: 252,096; f90: 94,671; objc: 70,753; lisp: 42,813; pascal: 18,401; sh: 10,032; ml: 5,111; perl: 4,720; awk: 3,523; makefile: 3,401; javascript: 2,272; xml: 892; fortran: 770
file content (30 lines) | stat: -rw-r--r-- 795 bytes parent folder | download | duplicates (6)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
; RUN: llc -O2 -mtriple=hexagon < %s | FileCheck %s

; Hexagon's vsplatb/vsplath only consider the lower 8/16 bits of the source
; register.  Any extension of the source is not necessary.

; CHECK-NOT: zxtb
; CHECK-NOT: zxth

target triple = "hexagon"

; Function Attrs: nounwind readnone
define i64 @f0(i64 %a0) #0 {
b0:
  %v0 = trunc i64 %a0 to i32
  %v1 = and i32 %v0, 65535
  %v2 = tail call i64 @llvm.hexagon.S2.vsplatrh(i32 %v1)
  %v3 = and i32 %v0, 255
  %v4 = tail call i32 @llvm.hexagon.S2.vsplatrb(i32 %v3)
  %v5 = sext i32 %v4 to i64
  %v6 = add nsw i64 %v5, %v2
  ret i64 %v6
}

; Function Attrs: nounwind readnone
declare i64 @llvm.hexagon.S2.vsplatrh(i32) #0

; Function Attrs: nounwind readnone
declare i32 @llvm.hexagon.S2.vsplatrb(i32) #0

attributes #0 = { nounwind readnone }