1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple=riscv32 -verify-machineinstrs < %s \
; RUN: | FileCheck -check-prefix=RV32I %s
; RUN: llc -mtriple=riscv32 -verify-machineinstrs -block-placement-predecessor-limit=10 < %s \
; RUN: | FileCheck -check-prefix=RV32I-MBPLIMIT %s
define void @foo(i32 %a, ptr %b, i1 %c) nounwind {
; RV32I-LABEL: foo:
; RV32I: # %bb.0:
; RV32I-NEXT: lw a3, 0(a1)
; RV32I-NEXT: beq a3, a0, .LBB0_14
; RV32I-NEXT: # %bb.1: # %test2
; RV32I-NEXT: lw a3, 0(a1)
; RV32I-NEXT: bne a3, a0, .LBB0_14
; RV32I-NEXT: # %bb.2: # %test3
; RV32I-NEXT: lw a3, 0(a1)
; RV32I-NEXT: blt a3, a0, .LBB0_14
; RV32I-NEXT: # %bb.3: # %test4
; RV32I-NEXT: lw a3, 0(a1)
; RV32I-NEXT: bge a3, a0, .LBB0_14
; RV32I-NEXT: # %bb.4: # %test5
; RV32I-NEXT: lw a3, 0(a1)
; RV32I-NEXT: bltu a3, a0, .LBB0_14
; RV32I-NEXT: # %bb.5: # %test6
; RV32I-NEXT: lw a3, 0(a1)
; RV32I-NEXT: bgeu a3, a0, .LBB0_14
; RV32I-NEXT: # %bb.6: # %test7
; RV32I-NEXT: lw a3, 0(a1)
; RV32I-NEXT: blt a0, a3, .LBB0_14
; RV32I-NEXT: # %bb.7: # %test8
; RV32I-NEXT: lw a3, 0(a1)
; RV32I-NEXT: bge a0, a3, .LBB0_14
; RV32I-NEXT: # %bb.8: # %test9
; RV32I-NEXT: lw a3, 0(a1)
; RV32I-NEXT: bltu a0, a3, .LBB0_14
; RV32I-NEXT: # %bb.9: # %test10
; RV32I-NEXT: lw a3, 0(a1)
; RV32I-NEXT: bgeu a0, a3, .LBB0_14
; RV32I-NEXT: # %bb.10: # %test11
; RV32I-NEXT: lw zero, 0(a1)
; RV32I-NEXT: andi a2, a2, 1
; RV32I-NEXT: bnez a2, .LBB0_14
; RV32I-NEXT: # %bb.11: # %test12
; RV32I-NEXT: lw a0, 0(a1)
; RV32I-NEXT: bgez a0, .LBB0_14
; RV32I-NEXT: # %bb.12: # %test13
; RV32I-NEXT: lw a0, 0(a1)
; RV32I-NEXT: blez a0, .LBB0_14
; RV32I-NEXT: # %bb.13: # %test14
; RV32I-NEXT: lw zero, 0(a1)
; RV32I-NEXT: .LBB0_14: # %end
; RV32I-NEXT: ret
;
; RV32I-MBPLIMIT-LABEL: foo:
; RV32I-MBPLIMIT: # %bb.0:
; RV32I-MBPLIMIT-NEXT: lw a3, 0(a1)
; RV32I-MBPLIMIT-NEXT: bne a3, a0, .LBB0_2
; RV32I-MBPLIMIT-NEXT: .LBB0_1: # %end
; RV32I-MBPLIMIT-NEXT: ret
; RV32I-MBPLIMIT-NEXT: .LBB0_2: # %test2
; RV32I-MBPLIMIT-NEXT: lw a3, 0(a1)
; RV32I-MBPLIMIT-NEXT: bne a3, a0, .LBB0_1
; RV32I-MBPLIMIT-NEXT: # %bb.3: # %test3
; RV32I-MBPLIMIT-NEXT: lw a3, 0(a1)
; RV32I-MBPLIMIT-NEXT: blt a3, a0, .LBB0_1
; RV32I-MBPLIMIT-NEXT: # %bb.4: # %test4
; RV32I-MBPLIMIT-NEXT: lw a3, 0(a1)
; RV32I-MBPLIMIT-NEXT: bge a3, a0, .LBB0_1
; RV32I-MBPLIMIT-NEXT: # %bb.5: # %test5
; RV32I-MBPLIMIT-NEXT: lw a3, 0(a1)
; RV32I-MBPLIMIT-NEXT: bltu a3, a0, .LBB0_1
; RV32I-MBPLIMIT-NEXT: # %bb.6: # %test6
; RV32I-MBPLIMIT-NEXT: lw a3, 0(a1)
; RV32I-MBPLIMIT-NEXT: bgeu a3, a0, .LBB0_1
; RV32I-MBPLIMIT-NEXT: # %bb.7: # %test7
; RV32I-MBPLIMIT-NEXT: lw a3, 0(a1)
; RV32I-MBPLIMIT-NEXT: blt a0, a3, .LBB0_1
; RV32I-MBPLIMIT-NEXT: # %bb.8: # %test8
; RV32I-MBPLIMIT-NEXT: lw a3, 0(a1)
; RV32I-MBPLIMIT-NEXT: bge a0, a3, .LBB0_1
; RV32I-MBPLIMIT-NEXT: # %bb.9: # %test9
; RV32I-MBPLIMIT-NEXT: lw a3, 0(a1)
; RV32I-MBPLIMIT-NEXT: bltu a0, a3, .LBB0_1
; RV32I-MBPLIMIT-NEXT: # %bb.10: # %test10
; RV32I-MBPLIMIT-NEXT: lw a3, 0(a1)
; RV32I-MBPLIMIT-NEXT: bgeu a0, a3, .LBB0_1
; RV32I-MBPLIMIT-NEXT: # %bb.11: # %test11
; RV32I-MBPLIMIT-NEXT: lw zero, 0(a1)
; RV32I-MBPLIMIT-NEXT: andi a2, a2, 1
; RV32I-MBPLIMIT-NEXT: bnez a2, .LBB0_1
; RV32I-MBPLIMIT-NEXT: # %bb.12: # %test12
; RV32I-MBPLIMIT-NEXT: lw a0, 0(a1)
; RV32I-MBPLIMIT-NEXT: bgez a0, .LBB0_1
; RV32I-MBPLIMIT-NEXT: # %bb.13: # %test13
; RV32I-MBPLIMIT-NEXT: lw a0, 0(a1)
; RV32I-MBPLIMIT-NEXT: blez a0, .LBB0_1
; RV32I-MBPLIMIT-NEXT: # %bb.14: # %test14
; RV32I-MBPLIMIT-NEXT: lw zero, 0(a1)
; RV32I-MBPLIMIT-NEXT: ret
%val1 = load volatile i32, ptr %b
%tst1 = icmp eq i32 %val1, %a
br i1 %tst1, label %end, label %test2
test2:
%val2 = load volatile i32, ptr %b
%tst2 = icmp ne i32 %val2, %a
br i1 %tst2, label %end, label %test3
test3:
%val3 = load volatile i32, ptr %b
%tst3 = icmp slt i32 %val3, %a
br i1 %tst3, label %end, label %test4
test4:
%val4 = load volatile i32, ptr %b
%tst4 = icmp sge i32 %val4, %a
br i1 %tst4, label %end, label %test5
test5:
%val5 = load volatile i32, ptr %b
%tst5 = icmp ult i32 %val5, %a
br i1 %tst5, label %end, label %test6
test6:
%val6 = load volatile i32, ptr %b
%tst6 = icmp uge i32 %val6, %a
br i1 %tst6, label %end, label %test7
; Check for condition codes that don't have a matching instruction
test7:
%val7 = load volatile i32, ptr %b
%tst7 = icmp sgt i32 %val7, %a
br i1 %tst7, label %end, label %test8
test8:
%val8 = load volatile i32, ptr %b
%tst8 = icmp sle i32 %val8, %a
br i1 %tst8, label %end, label %test9
test9:
%val9 = load volatile i32, ptr %b
%tst9 = icmp ugt i32 %val9, %a
br i1 %tst9, label %end, label %test10
test10:
%val10 = load volatile i32, ptr %b
%tst10 = icmp ule i32 %val10, %a
br i1 %tst10, label %end, label %test11
; Check the case of a branch where the condition was generated in another
; function
test11:
%val11 = load volatile i32, ptr %b
br i1 %c, label %end, label %test12
; Check that we use bgez for X > -1 which is the canonical form.
test12:
%val12 = load volatile i32, ptr %b
%tst12 = icmp sgt i32 %val12, -1
br i1 %tst12, label %end, label %test13
; Check that we use blez (X <= 0) for (X < 1)
test13:
%val13 = load volatile i32, ptr %b
%tst13 = icmp slt i32 %val13, 1
br i1 %tst13, label %end, label %test14
test14:
%val14 = load volatile i32, ptr %b
br label %end
end:
ret void
}
|
