1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple=riscv32 -mattr=+f -verify-machineinstrs < %s | FileCheck -check-prefix=RV32IF %s
; RUN: llc -mtriple=riscv64 -mattr=+f -verify-machineinstrs < %s | FileCheck -check-prefix=RV64IF %s
define i32 @func_01() {
; RV32IF-LABEL: func_01:
; RV32IF: # %bb.0:
; RV32IF-NEXT: frrm a0
; RV32IF-NEXT: lui a1, 66
; RV32IF-NEXT: slli a0, a0, 2
; RV32IF-NEXT: addi a1, a1, 769
; RV32IF-NEXT: srl a0, a1, a0
; RV32IF-NEXT: andi a0, a0, 7
; RV32IF-NEXT: ret
;
; RV64IF-LABEL: func_01:
; RV64IF: # %bb.0:
; RV64IF-NEXT: frrm a0
; RV64IF-NEXT: lui a1, 66
; RV64IF-NEXT: slli a0, a0, 2
; RV64IF-NEXT: addi a1, a1, 769
; RV64IF-NEXT: srl a0, a1, a0
; RV64IF-NEXT: andi a0, a0, 7
; RV64IF-NEXT: ret
%rm = call i32 @llvm.get.rounding()
ret i32 %rm
}
define i1 @test_get_rounding_sideeffect() #0 {
; RV32IF-LABEL: test_get_rounding_sideeffect:
; RV32IF: # %bb.0: # %entry
; RV32IF-NEXT: addi sp, sp, -16
; RV32IF-NEXT: .cfi_def_cfa_offset 16
; RV32IF-NEXT: sw ra, 12(sp) # 4-byte Folded Spill
; RV32IF-NEXT: sw s0, 8(sp) # 4-byte Folded Spill
; RV32IF-NEXT: .cfi_offset ra, -4
; RV32IF-NEXT: .cfi_offset s0, -8
; RV32IF-NEXT: li a0, 1
; RV32IF-NEXT: call fesetround
; RV32IF-NEXT: frrm a0
; RV32IF-NEXT: lui a1, 66
; RV32IF-NEXT: slli a0, a0, 2
; RV32IF-NEXT: addi s0, a1, 769
; RV32IF-NEXT: srl a0, s0, a0
; RV32IF-NEXT: andi a0, a0, 7
; RV32IF-NEXT: beqz a0, .LBB1_2
; RV32IF-NEXT: # %bb.1:
; RV32IF-NEXT: li a0, 0
; RV32IF-NEXT: j .LBB1_3
; RV32IF-NEXT: .LBB1_2: # %if.end
; RV32IF-NEXT: call fesetround
; RV32IF-NEXT: frrm a0
; RV32IF-NEXT: slli a0, a0, 2
; RV32IF-NEXT: srl a0, s0, a0
; RV32IF-NEXT: andi a0, a0, 7
; RV32IF-NEXT: addi a0, a0, -1
; RV32IF-NEXT: seqz a0, a0
; RV32IF-NEXT: .LBB1_3: # %return
; RV32IF-NEXT: lw ra, 12(sp) # 4-byte Folded Reload
; RV32IF-NEXT: lw s0, 8(sp) # 4-byte Folded Reload
; RV32IF-NEXT: .cfi_restore ra
; RV32IF-NEXT: .cfi_restore s0
; RV32IF-NEXT: addi sp, sp, 16
; RV32IF-NEXT: .cfi_def_cfa_offset 0
; RV32IF-NEXT: ret
;
; RV64IF-LABEL: test_get_rounding_sideeffect:
; RV64IF: # %bb.0: # %entry
; RV64IF-NEXT: addi sp, sp, -16
; RV64IF-NEXT: .cfi_def_cfa_offset 16
; RV64IF-NEXT: sd ra, 8(sp) # 8-byte Folded Spill
; RV64IF-NEXT: sd s0, 0(sp) # 8-byte Folded Spill
; RV64IF-NEXT: .cfi_offset ra, -8
; RV64IF-NEXT: .cfi_offset s0, -16
; RV64IF-NEXT: li a0, 1
; RV64IF-NEXT: call fesetround
; RV64IF-NEXT: frrm a0
; RV64IF-NEXT: lui a1, 66
; RV64IF-NEXT: slli a0, a0, 2
; RV64IF-NEXT: addi s0, a1, 769
; RV64IF-NEXT: srl a0, s0, a0
; RV64IF-NEXT: andi a0, a0, 7
; RV64IF-NEXT: beqz a0, .LBB1_2
; RV64IF-NEXT: # %bb.1:
; RV64IF-NEXT: li a0, 0
; RV64IF-NEXT: j .LBB1_3
; RV64IF-NEXT: .LBB1_2: # %if.end
; RV64IF-NEXT: call fesetround
; RV64IF-NEXT: frrm a0
; RV64IF-NEXT: slli a0, a0, 2
; RV64IF-NEXT: srl a0, s0, a0
; RV64IF-NEXT: andi a0, a0, 7
; RV64IF-NEXT: addi a0, a0, -1
; RV64IF-NEXT: seqz a0, a0
; RV64IF-NEXT: .LBB1_3: # %return
; RV64IF-NEXT: ld ra, 8(sp) # 8-byte Folded Reload
; RV64IF-NEXT: ld s0, 0(sp) # 8-byte Folded Reload
; RV64IF-NEXT: .cfi_restore ra
; RV64IF-NEXT: .cfi_restore s0
; RV64IF-NEXT: addi sp, sp, 16
; RV64IF-NEXT: .cfi_def_cfa_offset 0
; RV64IF-NEXT: ret
entry:
%call = tail call i32 @fesetround(i32 noundef 1) #0
%0 = tail call i32 @llvm.get.rounding() #0
%cmp.not = icmp eq i32 %0, 0
br i1 %cmp.not, label %if.end, label %return
if.end:
%call1 = tail call i32 @fesetround(i32 noundef 0) #0
%1 = tail call i32 @llvm.get.rounding() #0
%cmp2.not = icmp eq i32 %1, 1
br label %return
return:
%retval.0 = phi i1 [ false, %entry ], [ %cmp2.not, %if.end ]
ret i1 %retval.0
}
define void @func_02(i32 %rm) {
; RV32IF-LABEL: func_02:
; RV32IF: # %bb.0:
; RV32IF-NEXT: slli a0, a0, 2
; RV32IF-NEXT: lui a1, 66
; RV32IF-NEXT: addi a1, a1, 769
; RV32IF-NEXT: srl a0, a1, a0
; RV32IF-NEXT: andi a0, a0, 7
; RV32IF-NEXT: fsrm a0
; RV32IF-NEXT: ret
;
; RV64IF-LABEL: func_02:
; RV64IF: # %bb.0:
; RV64IF-NEXT: slli a0, a0, 32
; RV64IF-NEXT: lui a1, 66
; RV64IF-NEXT: srli a0, a0, 30
; RV64IF-NEXT: addi a1, a1, 769
; RV64IF-NEXT: srl a0, a1, a0
; RV64IF-NEXT: andi a0, a0, 7
; RV64IF-NEXT: fsrm a0
; RV64IF-NEXT: ret
call void @llvm.set.rounding(i32 %rm)
ret void
}
define void @func_03() {
; RV32IF-LABEL: func_03:
; RV32IF: # %bb.0:
; RV32IF-NEXT: fsrmi 1
; RV32IF-NEXT: ret
;
; RV64IF-LABEL: func_03:
; RV64IF: # %bb.0:
; RV64IF-NEXT: fsrmi 1
; RV64IF-NEXT: ret
call void @llvm.set.rounding(i32 0)
ret void
}
define void @func_04() {
; RV32IF-LABEL: func_04:
; RV32IF: # %bb.0:
; RV32IF-NEXT: fsrmi 0
; RV32IF-NEXT: ret
;
; RV64IF-LABEL: func_04:
; RV64IF: # %bb.0:
; RV64IF-NEXT: fsrmi 0
; RV64IF-NEXT: ret
call void @llvm.set.rounding(i32 1)
ret void
}
define void @func_05() {
; RV32IF-LABEL: func_05:
; RV32IF: # %bb.0:
; RV32IF-NEXT: fsrmi 3
; RV32IF-NEXT: ret
;
; RV64IF-LABEL: func_05:
; RV64IF: # %bb.0:
; RV64IF-NEXT: fsrmi 3
; RV64IF-NEXT: ret
call void @llvm.set.rounding(i32 2)
ret void
}
define void @func_06() {
; RV32IF-LABEL: func_06:
; RV32IF: # %bb.0:
; RV32IF-NEXT: fsrmi 2
; RV32IF-NEXT: ret
;
; RV64IF-LABEL: func_06:
; RV64IF: # %bb.0:
; RV64IF-NEXT: fsrmi 2
; RV64IF-NEXT: ret
call void @llvm.set.rounding(i32 3)
ret void
}
define void @func_07() {
; RV32IF-LABEL: func_07:
; RV32IF: # %bb.0:
; RV32IF-NEXT: fsrmi 4
; RV32IF-NEXT: ret
;
; RV64IF-LABEL: func_07:
; RV64IF: # %bb.0:
; RV64IF-NEXT: fsrmi 4
; RV64IF-NEXT: ret
call void @llvm.set.rounding(i32 4)
ret void
}
attributes #0 = { strictfp }
declare void @llvm.set.rounding(i32)
declare i32 @llvm.get.rounding()
declare i32 @fesetround(i32 noundef)
|
