1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
|
; NOTE: Assertions have been autogenerated by utils/update_test_checks.py UTC_ARGS: --version 2
; RUN: opt -S -passes=slp-vectorizer < %s -mtriple=riscv64-unknown-linux -mattr=+v | FileCheck %s
define i32 @sum_of_abs_stride_2(ptr noalias %a, ptr noalias %b) {
; CHECK-LABEL: define i32 @sum_of_abs_stride_2
; CHECK-SAME: (ptr noalias [[A:%.*]], ptr noalias [[B:%.*]]) #[[ATTR0:[0-9]+]] {
; CHECK-NEXT: entry:
; CHECK-NEXT: [[TMP0:%.*]] = call <15 x i8> @llvm.masked.load.v15i8.p0(ptr [[A]], i32 1, <15 x i1> <i1 true, i1 false, i1 true, i1 false, i1 true, i1 false, i1 true, i1 false, i1 true, i1 false, i1 true, i1 false, i1 true, i1 false, i1 true>, <15 x i8> poison)
; CHECK-NEXT: [[TMP1:%.*]] = shufflevector <15 x i8> [[TMP0]], <15 x i8> poison, <8 x i32> <i32 0, i32 2, i32 4, i32 6, i32 8, i32 10, i32 12, i32 14>
; CHECK-NEXT: [[TMP2:%.*]] = call <8 x i8> @llvm.abs.v8i8(<8 x i8> [[TMP1]], i1 false)
; CHECK-NEXT: [[TMP3:%.*]] = sext <8 x i8> [[TMP2]] to <8 x i32>
; CHECK-NEXT: [[TMP4:%.*]] = call i32 @llvm.vector.reduce.add.v8i32(<8 x i32> [[TMP3]])
; CHECK-NEXT: ret i32 [[TMP4]]
;
entry:
%0 = load i8, ptr %a, align 1
%spec.select.i = tail call i8 @llvm.abs.i8(i8 %0, i1 false)
%conv = sext i8 %spec.select.i to i32
%arrayidx.1 = getelementptr inbounds i8, ptr %a, i64 2
%1 = load i8, ptr %arrayidx.1, align 1
%spec.select.i.1 = tail call i8 @llvm.abs.i8(i8 %1, i1 false)
%conv.1 = sext i8 %spec.select.i.1 to i32
%add.1 = add nsw i32 %conv, %conv.1
%arrayidx.2 = getelementptr inbounds i8, ptr %a, i64 4
%2 = load i8, ptr %arrayidx.2, align 1
%spec.select.i.2 = tail call i8 @llvm.abs.i8(i8 %2, i1 false)
%conv.2 = sext i8 %spec.select.i.2 to i32
%add.2 = add nsw i32 %add.1, %conv.2
%arrayidx.3 = getelementptr inbounds i8, ptr %a, i64 6
%3 = load i8, ptr %arrayidx.3, align 1
%spec.select.i.3 = tail call i8 @llvm.abs.i8(i8 %3, i1 false)
%conv.3 = sext i8 %spec.select.i.3 to i32
%add.3 = add nsw i32 %add.2, %conv.3
%arrayidx.4 = getelementptr inbounds i8, ptr %a, i64 8
%4 = load i8, ptr %arrayidx.4, align 1
%spec.select.i.4 = tail call i8 @llvm.abs.i8(i8 %4, i1 false)
%conv.4 = sext i8 %spec.select.i.4 to i32
%add.4 = add nsw i32 %add.3, %conv.4
%arrayidx.5 = getelementptr inbounds i8, ptr %a, i64 10
%5 = load i8, ptr %arrayidx.5, align 1
%spec.select.i.5 = tail call i8 @llvm.abs.i8(i8 %5, i1 false)
%conv.5 = sext i8 %spec.select.i.5 to i32
%add.5 = add nsw i32 %add.4, %conv.5
%arrayidx.6 = getelementptr inbounds i8, ptr %a, i64 12
%6 = load i8, ptr %arrayidx.6, align 1
%spec.select.i.6 = tail call i8 @llvm.abs.i8(i8 %6, i1 false)
%conv.6 = sext i8 %spec.select.i.6 to i32
%add.6 = add nsw i32 %add.5, %conv.6
%arrayidx.7 = getelementptr inbounds i8, ptr %a, i64 14
%7 = load i8, ptr %arrayidx.7, align 1
%spec.select.i.7 = tail call i8 @llvm.abs.i8(i8 %7, i1 false)
%conv.7 = sext i8 %spec.select.i.7 to i32
%add.7 = add nsw i32 %add.6, %conv.7
ret i32 %add.7
}
define i32 @sum_of_abs_stride_3(ptr noalias %a, ptr noalias %b) {
; CHECK-LABEL: define i32 @sum_of_abs_stride_3
; CHECK-SAME: (ptr noalias [[A:%.*]], ptr noalias [[B:%.*]]) #[[ATTR0]] {
; CHECK-NEXT: entry:
; CHECK-NEXT: [[TMP0:%.*]] = call <22 x i8> @llvm.masked.load.v22i8.p0(ptr [[A]], i32 1, <22 x i1> <i1 true, i1 false, i1 false, i1 true, i1 false, i1 false, i1 true, i1 false, i1 false, i1 true, i1 false, i1 false, i1 true, i1 false, i1 false, i1 true, i1 false, i1 false, i1 true, i1 false, i1 false, i1 true>, <22 x i8> poison)
; CHECK-NEXT: [[TMP1:%.*]] = shufflevector <22 x i8> [[TMP0]], <22 x i8> poison, <8 x i32> <i32 0, i32 3, i32 6, i32 9, i32 12, i32 15, i32 18, i32 21>
; CHECK-NEXT: [[TMP2:%.*]] = call <8 x i8> @llvm.abs.v8i8(<8 x i8> [[TMP1]], i1 false)
; CHECK-NEXT: [[TMP3:%.*]] = sext <8 x i8> [[TMP2]] to <8 x i32>
; CHECK-NEXT: [[TMP4:%.*]] = call i32 @llvm.vector.reduce.add.v8i32(<8 x i32> [[TMP3]])
; CHECK-NEXT: ret i32 [[TMP4]]
;
entry:
%0 = load i8, ptr %a, align 1
%spec.select.i = tail call i8 @llvm.abs.i8(i8 %0, i1 false)
%conv = sext i8 %spec.select.i to i32
%arrayidx.1 = getelementptr inbounds i8, ptr %a, i64 3
%1 = load i8, ptr %arrayidx.1, align 1
%spec.select.i.1 = tail call i8 @llvm.abs.i8(i8 %1, i1 false)
%conv.1 = sext i8 %spec.select.i.1 to i32
%add.1 = add nsw i32 %conv, %conv.1
%arrayidx.2 = getelementptr inbounds i8, ptr %a, i64 6
%2 = load i8, ptr %arrayidx.2, align 1
%spec.select.i.2 = tail call i8 @llvm.abs.i8(i8 %2, i1 false)
%conv.2 = sext i8 %spec.select.i.2 to i32
%add.2 = add nsw i32 %add.1, %conv.2
%arrayidx.3 = getelementptr inbounds i8, ptr %a, i64 9
%3 = load i8, ptr %arrayidx.3, align 1
%spec.select.i.3 = tail call i8 @llvm.abs.i8(i8 %3, i1 false)
%conv.3 = sext i8 %spec.select.i.3 to i32
%add.3 = add nsw i32 %add.2, %conv.3
%arrayidx.4 = getelementptr inbounds i8, ptr %a, i64 12
%4 = load i8, ptr %arrayidx.4, align 1
%spec.select.i.4 = tail call i8 @llvm.abs.i8(i8 %4, i1 false)
%conv.4 = sext i8 %spec.select.i.4 to i32
%add.4 = add nsw i32 %add.3, %conv.4
%arrayidx.5 = getelementptr inbounds i8, ptr %a, i64 15
%5 = load i8, ptr %arrayidx.5, align 1
%spec.select.i.5 = tail call i8 @llvm.abs.i8(i8 %5, i1 false)
%conv.5 = sext i8 %spec.select.i.5 to i32
%add.5 = add nsw i32 %add.4, %conv.5
%arrayidx.6 = getelementptr inbounds i8, ptr %a, i64 18
%6 = load i8, ptr %arrayidx.6, align 1
%spec.select.i.6 = tail call i8 @llvm.abs.i8(i8 %6, i1 false)
%conv.6 = sext i8 %spec.select.i.6 to i32
%add.6 = add nsw i32 %add.5, %conv.6
%arrayidx.7 = getelementptr inbounds i8, ptr %a, i64 21
%7 = load i8, ptr %arrayidx.7, align 1
%spec.select.i.7 = tail call i8 @llvm.abs.i8(i8 %7, i1 false)
%conv.7 = sext i8 %spec.select.i.7 to i32
%add.7 = add nsw i32 %add.6, %conv.7
ret i32 %add.7
}
declare i8 @llvm.abs.i8(i8, i1 immarg)
|
