1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
|
; RUN: llc -mtriple=amdgcn -verify-machineinstrs < %s | FileCheck -check-prefix=SI %s
; RUN: llc -mtriple=amdgcn -mcpu=tonga -verify-machineinstrs < %s | FileCheck -check-prefix=SI %s
; SILowerI1Copies was not handling IMPLICIT_DEF
; SI-LABEL: {{^}}br_poison:
; SI: %bb.0:
; SI-NEXT: s_cbranch_scc1
define amdgpu_kernel void @br_poison(ptr addrspace(1) %out, i32 %arg) #0 {
bb:
br i1 poison, label %bb1, label %bb2
bb1:
store volatile i32 123, ptr addrspace(1) %out
ret void
bb2:
ret void
}
; SI-LABEL: {{^}}br_freeze_poison:
; SI: %bb.0:
; SI-NEXT: s_cbranch_scc1
define amdgpu_kernel void @br_freeze_poison(ptr addrspace(1) %out, i32 %arg) #0 {
bb:
%undef = freeze i1 poison
br i1 %undef, label %bb1, label %bb2
bb1:
store volatile i32 123, ptr addrspace(1) %out
ret void
bb2:
ret void
}
attributes #0 = { nounwind }
|
