1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 5
; RUN: llc -mtriple=amdgcn-amd-amdpal -mcpu=gfx900 < %s | FileCheck %s
; Test that negative 64-bit values shifted by [32-63] bits have
; a hi-result created by moving an all-ones constant.
; FIXME: Range metadata is invalidated when i64 types are legalized to v2i32 types.
; We could call performSraCombine before legalization, but other optimizations only work
; with 64-bit sra.
define i64 @scalar_ashr_metadata(ptr %arg0.ptr, ptr %arg1.ptr) {
; CHECK-LABEL: scalar_ashr_metadata:
; CHECK: ; %bb.0:
; CHECK-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; CHECK-NEXT: flat_load_dwordx2 v[4:5], v[0:1]
; CHECK-NEXT: s_waitcnt vmcnt(0) lgkmcnt(0)
; CHECK-NEXT: flat_load_dword v4, v[2:3]
; CHECK-NEXT: ; kill: killed $vgpr0 killed $vgpr1
; CHECK-NEXT: ; kill: killed $vgpr2 killed $vgpr3
; CHECK-NEXT: v_ashrrev_i32_e32 v1, 31, v5
; CHECK-NEXT: s_waitcnt vmcnt(0) lgkmcnt(0)
; CHECK-NEXT: v_ashrrev_i32_e32 v0, v4, v5
; CHECK-NEXT: s_setpc_b64 s[30:31]
%val = load i64, ptr %arg0.ptr, !range !0, !noundef !{}
%shift.amt = load i64, ptr %arg1.ptr, !range !1, !noundef !{}
%ashr = ashr i64 %val, %shift.amt
ret i64 %ashr
}
define <2 x i64> @v2_ashr_metadata(ptr %arg0.ptr, ptr %arg1.ptr) {
; CHECK-LABEL: v2_ashr_metadata:
; CHECK: ; %bb.0:
; CHECK-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; CHECK-NEXT: flat_load_dwordx4 v[4:7], v[0:1]
; CHECK-NEXT: flat_load_dwordx4 v[8:11], v[2:3]
; CHECK-NEXT: v_mov_b32_e32 v1, -1
; CHECK-NEXT: v_mov_b32_e32 v3, -1
; CHECK-NEXT: s_waitcnt vmcnt(0) lgkmcnt(0)
; CHECK-NEXT: v_ashrrev_i32_e32 v0, v8, v5
; CHECK-NEXT: v_ashrrev_i32_e32 v2, v10, v7
; CHECK-NEXT: s_setpc_b64 s[30:31]
%val = load <2 x i64>, ptr %arg0.ptr, !range !2, !noundef !{}
%shift.amt = load <2 x i64>, ptr %arg1.ptr, !range !3, !noundef !{}
%ashr = ashr <2 x i64> %val, %shift.amt
ret <2 x i64> %ashr
}
define <3 x i64> @v3_ashr_metadata(ptr %arg0.ptr, ptr %arg1.ptr) {
; CHECK-LABEL: v3_ashr_metadata:
; CHECK: ; %bb.0:
; CHECK-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; CHECK-NEXT: flat_load_dwordx4 v[4:7], v[0:1]
; CHECK-NEXT: s_waitcnt vmcnt(0) lgkmcnt(0)
; CHECK-NEXT: flat_load_dword v4, v[0:1] offset:20
; CHECK-NEXT: flat_load_dword v6, v[2:3] offset:16
; CHECK-NEXT: flat_load_dwordx4 v[8:11], v[2:3]
; CHECK-NEXT: v_mov_b32_e32 v1, -1
; CHECK-NEXT: v_mov_b32_e32 v3, -1
; CHECK-NEXT: s_waitcnt vmcnt(0) lgkmcnt(0)
; CHECK-NEXT: v_ashrrev_i32_e32 v4, v6, v4
; CHECK-NEXT: v_ashrrev_i32_e32 v0, v8, v5
; CHECK-NEXT: v_ashrrev_i32_e32 v2, v10, v7
; CHECK-NEXT: v_mov_b32_e32 v5, -1
; CHECK-NEXT: s_setpc_b64 s[30:31]
%val = load <3 x i64>, ptr %arg0.ptr, !range !4, !noundef !{}
%shift.amt = load <3 x i64>, ptr %arg1.ptr, !range !5, !noundef !{}
%ashr = ashr <3 x i64> %val, %shift.amt
ret <3 x i64> %ashr
}
define <4 x i64> @v4_ashr_metadata(ptr %arg0.ptr, ptr %arg1.ptr) {
; CHECK-LABEL: v4_ashr_metadata:
; CHECK: ; %bb.0:
; CHECK-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; CHECK-NEXT: flat_load_dwordx4 v[4:7], v[2:3]
; CHECK-NEXT: s_waitcnt vmcnt(0) lgkmcnt(0)
; CHECK-NEXT: flat_load_dwordx4 v[7:10], v[0:1]
; CHECK-NEXT: flat_load_dwordx4 v[11:14], v[0:1] offset:16
; CHECK-NEXT: flat_load_dwordx4 v[15:18], v[2:3] offset:16
; CHECK-NEXT: v_mov_b32_e32 v1, -1
; CHECK-NEXT: v_mov_b32_e32 v3, -1
; CHECK-NEXT: v_mov_b32_e32 v5, -1
; CHECK-NEXT: s_waitcnt vmcnt(0) lgkmcnt(0)
; CHECK-NEXT: v_mov_b32_e32 v7, -1
; CHECK-NEXT: v_ashrrev_i32_e32 v0, v4, v8
; CHECK-NEXT: v_ashrrev_i32_e32 v2, v6, v10
; CHECK-NEXT: v_ashrrev_i32_e32 v4, v15, v12
; CHECK-NEXT: v_ashrrev_i32_e32 v6, v17, v14
; CHECK-NEXT: s_setpc_b64 s[30:31]
%val = load <4 x i64>, ptr %arg0.ptr, !range !6, !noundef !{}
%shift.amt = load <4 x i64>, ptr %arg1.ptr, !range !7, !noundef !{}
%ashr = ashr <4 x i64> %val, %shift.amt
ret <4 x i64> %ashr
}
; Ranges used when transformation is valid
!0 = !{i64 -6000000000, i64 0}
!1 = !{i64 32, i64 64}
!2 = !{i64 -7000000000, i64 -1000}
!3 = !{i64 38, i64 64}
!4 = !{i64 -8000000000, i64 -2001}
!5 = !{i64 38, i64 60}
!6 = !{i64 -9000000000, i64 -3002}
!7 = !{i64 38, i64 50}
; Test that negative 64-bit values shifted by [2?-63] bits do NOT have
; a hi-result created by moving an all-ones constant.
define i64 @no_transform_scalar_ashr_metadata(ptr %arg0.ptr, ptr %arg1.ptr) {
; CHECK-LABEL: no_transform_scalar_ashr_metadata:
; CHECK: ; %bb.0:
; CHECK-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; CHECK-NEXT: flat_load_dwordx2 v[4:5], v[0:1]
; CHECK-NEXT: flat_load_dword v6, v[2:3]
; CHECK-NEXT: s_waitcnt vmcnt(0) lgkmcnt(0)
; CHECK-NEXT: v_ashrrev_i64 v[0:1], v6, v[4:5]
; CHECK-NEXT: s_setpc_b64 s[30:31]
%val = load i64, ptr %arg0.ptr, !range !8, !noundef !{}
%shift.amt = load i64, ptr %arg1.ptr, !range !9, !noundef !{}
%ashr = ashr i64 %val, %shift.amt
ret i64 %ashr
}
define <2 x i64> @no_transform_v2_ashr_metadata(ptr %arg0.ptr, ptr %arg1.ptr) {
; CHECK-LABEL: no_transform_v2_ashr_metadata:
; CHECK: ; %bb.0:
; CHECK-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; CHECK-NEXT: flat_load_dwordx4 v[4:7], v[0:1]
; CHECK-NEXT: flat_load_dwordx4 v[8:11], v[2:3]
; CHECK-NEXT: s_waitcnt vmcnt(0) lgkmcnt(0)
; CHECK-NEXT: v_ashrrev_i64 v[0:1], v8, v[4:5]
; CHECK-NEXT: v_ashrrev_i64 v[2:3], v10, v[6:7]
; CHECK-NEXT: s_setpc_b64 s[30:31]
%val = load <2 x i64>, ptr %arg0.ptr, !range !10, !noundef !{}
%shift.amt = load <2 x i64>, ptr %arg1.ptr, !range !11, !noundef !{}
%ashr = ashr <2 x i64> %val, %shift.amt
ret <2 x i64> %ashr
}
define <3 x i64> @no_transform_v3_ashr_metadata(ptr %arg0.ptr, ptr %arg1.ptr) {
; CHECK-LABEL: no_transform_v3_ashr_metadata:
; CHECK: ; %bb.0:
; CHECK-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; CHECK-NEXT: flat_load_dwordx4 v[4:7], v[2:3]
; CHECK-NEXT: s_waitcnt vmcnt(0) lgkmcnt(0)
; CHECK-NEXT: flat_load_dwordx4 v[7:10], v[0:1]
; CHECK-NEXT: flat_load_dwordx2 v[11:12], v[0:1] offset:16
; CHECK-NEXT: flat_load_dword v5, v[2:3] offset:16
; CHECK-NEXT: s_waitcnt vmcnt(0) lgkmcnt(0)
; CHECK-NEXT: v_ashrrev_i64 v[0:1], v4, v[7:8]
; CHECK-NEXT: v_ashrrev_i64 v[2:3], v6, v[9:10]
; CHECK-NEXT: v_ashrrev_i64 v[4:5], v5, v[11:12]
; CHECK-NEXT: s_setpc_b64 s[30:31]
%val = load <3 x i64>, ptr %arg0.ptr, !range !12, !noundef !{}
%shift.amt = load <3 x i64>, ptr %arg1.ptr, !range !13, !noundef !{}
%ashr = ashr <3 x i64> %val, %shift.amt
ret <3 x i64> %ashr
}
define <4 x i64> @no_transform_v4_ashr_metadata(ptr %arg0.ptr, ptr %arg1.ptr) {
; CHECK-LABEL: no_transform_v4_ashr_metadata:
; CHECK: ; %bb.0:
; CHECK-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; CHECK-NEXT: flat_load_dwordx4 v[4:7], v[2:3]
; CHECK-NEXT: s_waitcnt vmcnt(0) lgkmcnt(0)
; CHECK-NEXT: flat_load_dwordx4 v[7:10], v[0:1]
; CHECK-NEXT: flat_load_dwordx4 v[11:14], v[0:1] offset:16
; CHECK-NEXT: flat_load_dwordx4 v[15:18], v[2:3] offset:16
; CHECK-NEXT: s_waitcnt vmcnt(0) lgkmcnt(0)
; CHECK-NEXT: v_ashrrev_i64 v[0:1], v4, v[7:8]
; CHECK-NEXT: v_ashrrev_i64 v[2:3], v6, v[9:10]
; CHECK-NEXT: v_ashrrev_i64 v[4:5], v15, v[11:12]
; CHECK-NEXT: v_ashrrev_i64 v[6:7], v17, v[13:14]
; CHECK-NEXT: s_setpc_b64 s[30:31]
%val = load <4 x i64>, ptr %arg0.ptr, !range !14, !noundef !{}
%shift.amt = load <4 x i64>, ptr %arg1.ptr, !range !15, !noundef !{}
%ashr = ashr <4 x i64> %val, %shift.amt
ret <4 x i64> %ashr
}
; Ranges used when transformation is invalid
!8 = !{i64 -10000000000, i64 0}
!9 = !{i64 29, i64 64}
!10 = !{i64 -11000000000, i64 -1000}
!11 = !{i64 28, i64 64}
!12 = !{i64 -12000000000, i64 -2001}
!13 = !{i64 27, i64 60}
!14 = !{i64 -13000000000, i64 -3002}
!15 = !{i64 26, i64 50}
|
