1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 2
; RUN: llc -mtriple=mips-- -mattr=+soft-float < %s | FileCheck -check-prefix=SOFT %s
define float @ldexp_f32(i8 zeroext %x) nounwind {
; SOFT-LABEL: ldexp_f32:
; SOFT: # %bb.0:
; SOFT-NEXT: addiu $sp, $sp, -24
; SOFT-NEXT: sw $ra, 20($sp) # 4-byte Folded Spill
; SOFT-NEXT: move $5, $4
; SOFT-NEXT: jal ldexpf
; SOFT-NEXT: lui $4, 16256
; SOFT-NEXT: lw $ra, 20($sp) # 4-byte Folded Reload
; SOFT-NEXT: jr $ra
; SOFT-NEXT: addiu $sp, $sp, 24
%zext = zext i8 %x to i32
%ldexp = call float @llvm.ldexp.f32.i32(float 1.000000e+00, i32 %zext)
ret float %ldexp
}
define double @ldexp_f64(i8 zeroext %x) nounwind {
; SOFT-LABEL: ldexp_f64:
; SOFT: # %bb.0:
; SOFT-NEXT: addiu $sp, $sp, -24
; SOFT-NEXT: sw $ra, 20($sp) # 4-byte Folded Spill
; SOFT-NEXT: move $6, $4
; SOFT-NEXT: lui $4, 16368
; SOFT-NEXT: jal ldexp
; SOFT-NEXT: addiu $5, $zero, 0
; SOFT-NEXT: lw $ra, 20($sp) # 4-byte Folded Reload
; SOFT-NEXT: jr $ra
; SOFT-NEXT: addiu $sp, $sp, 24
%zext = zext i8 %x to i32
%ldexp = call double @llvm.ldexp.f64.i32(double 1.000000e+00, i32 %zext)
ret double %ldexp
}
define <2 x float> @ldexp_v2f32(<2 x float> %val, <2 x i32> %exp) nounwind {
; SOFT-LABEL: ldexp_v2f32:
; SOFT: # %bb.0:
; SOFT-NEXT: addiu $sp, $sp, -32
; SOFT-NEXT: sw $ra, 28($sp) # 4-byte Folded Spill
; SOFT-NEXT: sw $17, 24($sp) # 4-byte Folded Spill
; SOFT-NEXT: sw $16, 20($sp) # 4-byte Folded Spill
; SOFT-NEXT: move $16, $6
; SOFT-NEXT: move $17, $4
; SOFT-NEXT: lw $5, 52($sp)
; SOFT-NEXT: jal ldexpf
; SOFT-NEXT: move $4, $7
; SOFT-NEXT: lw $5, 48($sp)
; SOFT-NEXT: sw $2, 4($17)
; SOFT-NEXT: jal ldexpf
; SOFT-NEXT: move $4, $16
; SOFT-NEXT: sw $2, 0($17)
; SOFT-NEXT: lw $16, 20($sp) # 4-byte Folded Reload
; SOFT-NEXT: lw $17, 24($sp) # 4-byte Folded Reload
; SOFT-NEXT: lw $ra, 28($sp) # 4-byte Folded Reload
; SOFT-NEXT: jr $ra
; SOFT-NEXT: addiu $sp, $sp, 32
%1 = call <2 x float> @llvm.ldexp.v2f32.v2i32(<2 x float> %val, <2 x i32> %exp)
ret <2 x float> %1
}
define <4 x float> @ldexp_v4f32(<4 x float> %val, <4 x i32> %exp) nounwind {
; SOFT-LABEL: ldexp_v4f32:
; SOFT: # %bb.0:
; SOFT-NEXT: addiu $sp, $sp, -40
; SOFT-NEXT: sw $ra, 36($sp) # 4-byte Folded Spill
; SOFT-NEXT: sw $20, 32($sp) # 4-byte Folded Spill
; SOFT-NEXT: sw $19, 28($sp) # 4-byte Folded Spill
; SOFT-NEXT: sw $18, 24($sp) # 4-byte Folded Spill
; SOFT-NEXT: sw $17, 20($sp) # 4-byte Folded Spill
; SOFT-NEXT: sw $16, 16($sp) # 4-byte Folded Spill
; SOFT-NEXT: move $16, $7
; SOFT-NEXT: move $18, $4
; SOFT-NEXT: lw $4, 60($sp)
; SOFT-NEXT: lw $5, 76($sp)
; SOFT-NEXT: jal ldexpf
; SOFT-NEXT: move $17, $6
; SOFT-NEXT: lw $19, 64($sp)
; SOFT-NEXT: lw $20, 68($sp)
; SOFT-NEXT: lw $5, 72($sp)
; SOFT-NEXT: lw $4, 56($sp)
; SOFT-NEXT: jal ldexpf
; SOFT-NEXT: sw $2, 12($18)
; SOFT-NEXT: sw $2, 8($18)
; SOFT-NEXT: move $4, $16
; SOFT-NEXT: jal ldexpf
; SOFT-NEXT: move $5, $20
; SOFT-NEXT: sw $2, 4($18)
; SOFT-NEXT: move $4, $17
; SOFT-NEXT: jal ldexpf
; SOFT-NEXT: move $5, $19
; SOFT-NEXT: sw $2, 0($18)
; SOFT-NEXT: lw $16, 16($sp) # 4-byte Folded Reload
; SOFT-NEXT: lw $17, 20($sp) # 4-byte Folded Reload
; SOFT-NEXT: lw $18, 24($sp) # 4-byte Folded Reload
; SOFT-NEXT: lw $19, 28($sp) # 4-byte Folded Reload
; SOFT-NEXT: lw $20, 32($sp) # 4-byte Folded Reload
; SOFT-NEXT: lw $ra, 36($sp) # 4-byte Folded Reload
; SOFT-NEXT: jr $ra
; SOFT-NEXT: addiu $sp, $sp, 40
%1 = call <4 x float> @llvm.ldexp.v4f32.v4i32(<4 x float> %val, <4 x i32> %exp)
ret <4 x float> %1
}
define half @ldexp_f16(half %arg0, i32 %arg1) nounwind {
; SOFT-LABEL: ldexp_f16:
; SOFT: # %bb.0:
; SOFT-NEXT: addiu $sp, $sp, -24
; SOFT-NEXT: sw $ra, 20($sp) # 4-byte Folded Spill
; SOFT-NEXT: sw $16, 16($sp) # 4-byte Folded Spill
; SOFT-NEXT: move $16, $5
; SOFT-NEXT: jal __extendhfsf2
; SOFT-NEXT: andi $4, $4, 65535
; SOFT-NEXT: move $4, $2
; SOFT-NEXT: jal ldexpf
; SOFT-NEXT: move $5, $16
; SOFT-NEXT: jal __truncsfhf2
; SOFT-NEXT: move $4, $2
; SOFT-NEXT: lw $16, 16($sp) # 4-byte Folded Reload
; SOFT-NEXT: lw $ra, 20($sp) # 4-byte Folded Reload
; SOFT-NEXT: jr $ra
; SOFT-NEXT: addiu $sp, $sp, 24
%ldexp = call half @llvm.ldexp.f16.i32(half %arg0, i32 %arg1)
ret half %ldexp
}
define fp128 @ldexp_f128(fp128 %arg0, i32 %arg1) nounwind {
; SOFT-LABEL: ldexp_f128:
; SOFT: # %bb.0:
; SOFT-NEXT: addiu $sp, $sp, -32
; SOFT-NEXT: sw $ra, 28($sp) # 4-byte Folded Spill
; SOFT-NEXT: lw $1, 48($sp)
; SOFT-NEXT: jal ldexpl
; SOFT-NEXT: sw $1, 16($sp)
; SOFT-NEXT: lw $ra, 28($sp) # 4-byte Folded Reload
; SOFT-NEXT: jr $ra
; SOFT-NEXT: addiu $sp, $sp, 32
%ldexp = call fp128 @llvm.ldexp.f128.i32(fp128 %arg0, i32 %arg1)
ret fp128 %ldexp
}
declare double @llvm.ldexp.f64.i32(double, i32) #0
declare float @llvm.ldexp.f32.i32(float, i32) #0
declare <2 x float> @llvm.ldexp.v2f32.v2i32(<2 x float>, <2 x i32>) #0
declare <4 x float> @llvm.ldexp.v4f32.v4i32(<4 x float>, <4 x i32>) #0
declare half @llvm.ldexp.f16.i32(half, i32) #0
attributes #0 = { nocallback nofree nosync nounwind speculatable willreturn memory(none) }
|
