1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
|
# RUN: llc -O3 -mtriple=powerpc64le-unknown-linux-gnu -start-after ppc-mi-peepholes -ppc-late-peephole -ppc-asm-full-reg-names -verify-machineinstrs %s -o - | FileCheck %s
---
name: special_right_shift32_0
alignment: 2
tracksRegLiveness: true
registers:
- { id: 0, class: gprc }
- { id: 1, class: gprc }
- { id: 2, class: gprc }
liveins:
- { reg: '$r3', virtual-reg: '%0' }
machineFunctionInfo: {}
body: |
bb.0.entry:
liveins: $r3
; Ensure we do not attempt to transform this into srwi $r3, $r3, 0 in the
; form specified by ISA 3.0b (rlwinm $r3, $r3, 32 - 0, 0, 31)
; CHECK-LABEL: special_right_shift32_0:
; CHECK: slwi r[[#]], r[[#]], 0
%0:gprc = COPY killed $r3
%1:gprc = LI 0
%2:gprc = SRW killed %0, killed %1
$r3 = COPY killed %2
BLR implicit $lr, implicit $rm, implicit killed $r3
...
---
name: special_right_shift64_0
alignment: 2
tracksRegLiveness: true
registers:
- { id: 0, class: g8rc }
- { id: 1, class: gprc }
- { id: 2, class: g8rc }
liveins:
- { reg: '$x3', virtual-reg: '%0' }
machineFunctionInfo: {}
body: |
bb.0.entry:
liveins: $x3
; Ensure we do not attempt to transform this into srdi $r3, $r3, 0 in the
; form specified by ISA 3.0b (rldicl $r3, $r3, 64 - 0, 0)
; CHECK-LABEL: special_right_shift64_0:
; CHECK: rotldi r[[#]], r[[#]], 0
%0:g8rc = COPY killed $x3
%1:gprc = LI 0
%2:g8rc = SRD killed %0, killed %1
$x3 = COPY killed %2
BLR8 implicit $lr8, implicit $rm, implicit killed $x3
...
|
