File: ipra-no-csr.ll

package info (click to toggle)
llvm-toolchain-21 1%3A21.1.6-2
  • links: PTS, VCS
  • area: main
  • in suites: forky
  • size: 2,245,044 kB
  • sloc: cpp: 7,619,726; ansic: 1,434,018; asm: 1,058,748; python: 252,740; f90: 94,671; objc: 70,685; lisp: 42,813; pascal: 18,401; sh: 8,601; ml: 5,111; perl: 4,720; makefile: 3,666; awk: 3,523; javascript: 2,409; xml: 892; fortran: 770
file content (22 lines) | stat: -rw-r--r-- 631 bytes parent folder | download | duplicates (25)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
; RUN: llc -mtriple armv7a--none-eabi < %s              | FileCheck %s
; RUN: llc -mtriple armv7a--none-eabi < %s -enable-ipra | FileCheck %s

; Other targets disable callee-saved registers for internal functions when
; using IPRA, but that isn't profitable for ARM because the PUSH/POP
; instructions can more efficiently save registers than using individual
; LDR/STRs in the caller.

define internal void @callee() norecurse {
; CHECK-LABEL: callee:
entry:
; CHECK: push {r4, lr}
; CHECK: pop {r4, pc}
  tail call void asm sideeffect "", "~{r4}"()
  ret void
}

define void @caller() {
entry:
  call void @callee()
  ret void
}