1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple=armv7a < %s | FileCheck %s --check-prefix=ARM
; RUN: llc -mtriple=armv6m < %s | FileCheck %s --check-prefix=THUMB
; RUN: llc -mtriple=armv7m < %s | FileCheck %s --check-prefix=THUMB2
; RUN: llc -mtriple=thumbv8.1m.main < %s | FileCheck %s --check-prefix=THUMBV8
declare i8 @llvm.smax.i8(i8 %a, i8 %b) readnone
define i8 @smaxi8_zero(i8 %a) {
; ARM-LABEL: smaxi8_zero:
; ARM: @ %bb.0:
; ARM-NEXT: sxtb r0, r0
; ARM-NEXT: bic r0, r0, r0, asr #31
; ARM-NEXT: bx lr
;
; THUMB-LABEL: smaxi8_zero:
; THUMB: @ %bb.0:
; THUMB-NEXT: sxtb r0, r0
; THUMB-NEXT: asrs r1, r0, #31
; THUMB-NEXT: bics r0, r1
; THUMB-NEXT: bx lr
;
; THUMB2-LABEL: smaxi8_zero:
; THUMB2: @ %bb.0:
; THUMB2-NEXT: sxtb r0, r0
; THUMB2-NEXT: bic.w r0, r0, r0, asr #31
; THUMB2-NEXT: bx lr
;
; THUMBV8-LABEL: smaxi8_zero:
; THUMBV8: @ %bb.0:
; THUMBV8-NEXT: sxtb r0, r0
; THUMBV8-NEXT: bic.w r0, r0, r0, asr #31
; THUMBV8-NEXT: bx lr
%c = call i8 @llvm.smax.i8(i8 %a, i8 0)
ret i8 %c
}
declare i16 @llvm.smax.i16(i16 %a, i16 %b) readnone
define i16 @smaxi16_zero(i16 %a) {
; ARM-LABEL: smaxi16_zero:
; ARM: @ %bb.0:
; ARM-NEXT: sxth r0, r0
; ARM-NEXT: bic r0, r0, r0, asr #31
; ARM-NEXT: bx lr
;
; THUMB-LABEL: smaxi16_zero:
; THUMB: @ %bb.0:
; THUMB-NEXT: sxth r0, r0
; THUMB-NEXT: asrs r1, r0, #31
; THUMB-NEXT: bics r0, r1
; THUMB-NEXT: bx lr
;
; THUMB2-LABEL: smaxi16_zero:
; THUMB2: @ %bb.0:
; THUMB2-NEXT: sxth r0, r0
; THUMB2-NEXT: bic.w r0, r0, r0, asr #31
; THUMB2-NEXT: bx lr
;
; THUMBV8-LABEL: smaxi16_zero:
; THUMBV8: @ %bb.0:
; THUMBV8-NEXT: sxth r0, r0
; THUMBV8-NEXT: bic.w r0, r0, r0, asr #31
; THUMBV8-NEXT: bx lr
%c = call i16 @llvm.smax.i16(i16 %a, i16 0)
ret i16 %c
}
declare i32 @llvm.smax.i32(i32 %a, i32 %b) readnone
define i32 @smaxi32_zero(i32 %a) {
; ARM-LABEL: smaxi32_zero:
; ARM: @ %bb.0:
; ARM-NEXT: bic r0, r0, r0, asr #31
; ARM-NEXT: bx lr
;
; THUMB-LABEL: smaxi32_zero:
; THUMB: @ %bb.0:
; THUMB-NEXT: asrs r1, r0, #31
; THUMB-NEXT: bics r0, r1
; THUMB-NEXT: bx lr
;
; THUMB2-LABEL: smaxi32_zero:
; THUMB2: @ %bb.0:
; THUMB2-NEXT: bic.w r0, r0, r0, asr #31
; THUMB2-NEXT: bx lr
;
; THUMBV8-LABEL: smaxi32_zero:
; THUMBV8: @ %bb.0:
; THUMBV8-NEXT: bic.w r0, r0, r0, asr #31
; THUMBV8-NEXT: bx lr
%c = call i32 @llvm.smax.i32(i32 %a, i32 0)
ret i32 %c
}
; SMIN
declare i8 @llvm.smin.i8(i8 %a, i8 %b) readnone
define i8 @smini8_zero(i8 %a) {
; ARM-LABEL: smini8_zero:
; ARM: @ %bb.0:
; ARM-NEXT: sxtb r0, r0
; ARM-NEXT: and r0, r0, r0, asr #31
; ARM-NEXT: bx lr
;
; THUMB-LABEL: smini8_zero:
; THUMB: @ %bb.0:
; THUMB-NEXT: sxtb r1, r0
; THUMB-NEXT: asrs r0, r1, #31
; THUMB-NEXT: ands r0, r1
; THUMB-NEXT: bx lr
;
; THUMB2-LABEL: smini8_zero:
; THUMB2: @ %bb.0:
; THUMB2-NEXT: sxtb r0, r0
; THUMB2-NEXT: and.w r0, r0, r0, asr #31
; THUMB2-NEXT: bx lr
;
; THUMBV8-LABEL: smini8_zero:
; THUMBV8: @ %bb.0:
; THUMBV8-NEXT: sxtb r0, r0
; THUMBV8-NEXT: and.w r0, r0, r0, asr #31
; THUMBV8-NEXT: bx lr
%c = call i8 @llvm.smin.i8(i8 %a, i8 0)
ret i8 %c
}
declare i16 @llvm.smin.i16(i16 %a, i16 %b) readnone
define i16 @smini16_zero(i16 %a) {
; ARM-LABEL: smini16_zero:
; ARM: @ %bb.0:
; ARM-NEXT: sxth r0, r0
; ARM-NEXT: and r0, r0, r0, asr #31
; ARM-NEXT: bx lr
;
; THUMB-LABEL: smini16_zero:
; THUMB: @ %bb.0:
; THUMB-NEXT: sxth r1, r0
; THUMB-NEXT: asrs r0, r1, #31
; THUMB-NEXT: ands r0, r1
; THUMB-NEXT: bx lr
;
; THUMB2-LABEL: smini16_zero:
; THUMB2: @ %bb.0:
; THUMB2-NEXT: sxth r0, r0
; THUMB2-NEXT: and.w r0, r0, r0, asr #31
; THUMB2-NEXT: bx lr
;
; THUMBV8-LABEL: smini16_zero:
; THUMBV8: @ %bb.0:
; THUMBV8-NEXT: sxth r0, r0
; THUMBV8-NEXT: and.w r0, r0, r0, asr #31
; THUMBV8-NEXT: bx lr
%c = call i16 @llvm.smin.i16(i16 %a, i16 0)
ret i16 %c
}
declare i32 @llvm.smin.i32(i32 %a, i32 %b) readnone
define i32 @smini32_zero(i32 %a) {
; ARM-LABEL: smini32_zero:
; ARM: @ %bb.0:
; ARM-NEXT: and r0, r0, r0, asr #31
; ARM-NEXT: bx lr
;
; THUMB-LABEL: smini32_zero:
; THUMB: @ %bb.0:
; THUMB-NEXT: asrs r1, r0, #31
; THUMB-NEXT: ands r0, r1
; THUMB-NEXT: bx lr
;
; THUMB2-LABEL: smini32_zero:
; THUMB2: @ %bb.0:
; THUMB2-NEXT: and.w r0, r0, r0, asr #31
; THUMB2-NEXT: bx lr
;
; THUMBV8-LABEL: smini32_zero:
; THUMBV8: @ %bb.0:
; THUMBV8-NEXT: and.w r0, r0, r0, asr #31
; THUMBV8-NEXT: bx lr
%c = call i32 @llvm.smin.i32(i32 %a, i32 0)
ret i32 %c
}
|
