1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
|
; REQUIRES: asserts
; RUN: llc < %s -mtriple=thumbv8m.main-none-eabi -debug-only=machine-scheduler,post-RA-sched -print-before=machine-scheduler -o - 2>&1 > /dev/null | FileCheck %s
; CHECK-LABEL: test_misched
; Pre and post ra machine scheduling
; CHECK: ********** MI Scheduling **********
; CHECK: t2LDRi12
; CHECK: Latency : 2
; CHECK: ********** MI Scheduling **********
; CHECK: t2LDRi12
; CHECK: Latency : 2
define i32 @test_misched(ptr %ptr) "target-cpu"="cortex-m33" {
entry:
%l = load i32, ptr %ptr
store i32 0, ptr %ptr
ret i32 %l
}
; CHECK-LABEL: test_rasched
; CHECK: Subtarget disables post-MI-sched.
; CHECK: ********** List Scheduling **********
define i32 @test_rasched(ptr %ptr) {
entry:
%l = load i32, ptr %ptr
store i32 0, ptr %ptr
ret i32 %l
}
|
