File: store_abs.ll

package info (click to toggle)
llvm-toolchain-21 1%3A21.1.6-2
  • links: PTS, VCS
  • area: main
  • in suites: forky
  • size: 2,245,044 kB
  • sloc: cpp: 7,619,726; ansic: 1,434,018; asm: 1,058,748; python: 252,740; f90: 94,671; objc: 70,685; lisp: 42,813; pascal: 18,401; sh: 8,601; ml: 5,111; perl: 4,720; makefile: 3,666; awk: 3,523; javascript: 2,409; xml: 892; fortran: 770
file content (27 lines) | stat: -rw-r--r-- 719 bytes parent folder | download | duplicates (5)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
; RUN: llc -mtriple=hexagon -O3 < %s
; REQUIRES: asserts

; Test that the compiler doesn't assert when attempting to
; generate a store absolute set insturction where the base
; register and destination register are same.

target triple = "hexagon-unknown--elf"

%s.0 = type { %s.1, %s.2 }
%s.1 = type { ptr, ptr }
%s.2 = type { %s.3 }
%s.3 = type { %s.4 }
%s.4 = type { %s.5, i32, i32, ptr }
%s.5 = type { i32 }

@g0 = external global %s.0, align 4

; Function Attrs: nounwind
define void @f0() #0 section ".init.text" {
b0:
  store ptr @g0, ptr @g0, align 4
  store ptr @g0, ptr getelementptr inbounds (%s.0, ptr @g0, i32 0, i32 0, i32 1), align 4
  ret void
}

attributes #0 = { nounwind "target-cpu"="hexagonv55" }