1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
;; Check that the correct ABI is chosen based on the triple given.
;; TODO: enable the S and F ABIs once support is wired up.
; RUN: llc --mtriple=loongarch32-linux-gnuf64 --mattr=+d < %s \
; RUN: | FileCheck %s --check-prefix=ILP32D
; RUN: llc --mtriple=loongarch64-linux-gnuf64 --mattr=+d < %s \
; RUN: | FileCheck %s --check-prefix=LP64D
define float @f(float %a) {
; ILP32D-LABEL: f:
; ILP32D: # %bb.0:
; ILP32D-NEXT: addi.w $a0, $zero, 1
; ILP32D-NEXT: movgr2fr.w $fa1, $a0
; ILP32D-NEXT: ffint.s.w $fa1, $fa1
; ILP32D-NEXT: fadd.s $fa0, $fa0, $fa1
; ILP32D-NEXT: ret
;
; LP64D-LABEL: f:
; LP64D: # %bb.0:
; LP64D-NEXT: vldi $vr1, -1168
; LP64D-NEXT: fadd.s $fa0, $fa0, $fa1
; LP64D-NEXT: ret
%1 = fadd float %a, 1.0
ret float %1
}
define double @g(double %a) {
; ILP32D-LABEL: g:
; ILP32D: # %bb.0:
; ILP32D-NEXT: addi.w $a0, $zero, 1
; ILP32D-NEXT: movgr2fr.w $fa1, $a0
; ILP32D-NEXT: ffint.s.w $fa1, $fa1
; ILP32D-NEXT: fcvt.d.s $fa1, $fa1
; ILP32D-NEXT: fadd.d $fa0, $fa0, $fa1
; ILP32D-NEXT: ret
;
; LP64D-LABEL: g:
; LP64D: # %bb.0:
; LP64D-NEXT: vldi $vr1, -912
; LP64D-NEXT: fadd.d $fa0, $fa0, $fa1
; LP64D-NEXT: ret
%1 = fadd double %a, 1.0
ret double %1
}
|
