File: sparc-vis2.s

package info (click to toggle)
llvm-toolchain-21 1%3A21.1.6-2
  • links: PTS, VCS
  • area: main
  • in suites: forky
  • size: 2,245,044 kB
  • sloc: cpp: 7,619,726; ansic: 1,434,018; asm: 1,058,748; python: 252,740; f90: 94,671; objc: 70,685; lisp: 42,813; pascal: 18,401; sh: 8,601; ml: 5,111; perl: 4,720; makefile: 3,666; awk: 3,523; javascript: 2,409; xml: 892; fortran: 770
file content (55 lines) | stat: -rw-r--r-- 3,252 bytes parent folder | download | duplicates (3)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
! RUN: not llvm-mc %s -triple=sparcv9 -show-encoding 2>&1 | FileCheck %s --check-prefixes=NO-VIS2
! RUN: llvm-mc %s -triple=sparcv9 -mattr=+vis2 -show-encoding | FileCheck %s --check-prefixes=VIS2 --implicit-check-not=error:

!! VIS 2 instructions.

! NO-VIS2: [[#@LINE+2]]:1: error: instruction requires a CPU feature not currently enabled
! VIS2: bmask %o0, %o1, %o2                     ! encoding: [0x95,0xb2,0x03,0x29]
bmask %o0, %o1, %o2
! NO-VIS2: [[#@LINE+2]]:1: error: instruction requires a CPU feature not currently enabled
! VIS2: bshuffle %f0, %f2, %f4                  ! encoding: [0x89,0xb0,0x09,0x82]
bshuffle %f0, %f2, %f4

! NO-VIS2: [[#@LINE+2]]:1: error: instruction requires a CPU feature not currently enabled
! VIS2: siam 0                                  ! encoding: [0x81,0xb0,0x10,0x20]
siam 0
! NO-VIS2: [[#@LINE+2]]:1: error: instruction requires a CPU feature not currently enabled
! VIS2: siam 1                                  ! encoding: [0x81,0xb0,0x10,0x21]
siam 1
! NO-VIS2: [[#@LINE+2]]:1: error: instruction requires a CPU feature not currently enabled
! VIS2: siam 2                                  ! encoding: [0x81,0xb0,0x10,0x22]
siam 2
! NO-VIS2: [[#@LINE+2]]:1: error: instruction requires a CPU feature not currently enabled
! VIS2: siam 3                                  ! encoding: [0x81,0xb0,0x10,0x23]
siam 3
! NO-VIS2: [[#@LINE+2]]:1: error: instruction requires a CPU feature not currently enabled
! VIS2: siam 4                                  ! encoding: [0x81,0xb0,0x10,0x24]
siam 4
! NO-VIS2: [[#@LINE+2]]:1: error: instruction requires a CPU feature not currently enabled
! VIS2: siam 5                                  ! encoding: [0x81,0xb0,0x10,0x25]
siam 5
! NO-VIS2: [[#@LINE+2]]:1: error: instruction requires a CPU feature not currently enabled
! VIS2: siam 6                                  ! encoding: [0x81,0xb0,0x10,0x26]
siam 6
! NO-VIS2: [[#@LINE+2]]:1: error: instruction requires a CPU feature not currently enabled
! VIS2: siam 7                                  ! encoding: [0x81,0xb0,0x10,0x27]
siam 7

! NO-VIS2: [[#@LINE+2]]:1: error: instruction requires a CPU feature not currently enabled
! VIS2: edge8n %o0, %o1, %o2                    ! encoding: [0x95,0xb2,0x00,0x29]
edge8n %o0, %o1, %o2
! NO-VIS2: [[#@LINE+2]]:1: error: instruction requires a CPU feature not currently enabled
! VIS2: edge8ln %o0, %o1, %o2                   ! encoding: [0x95,0xb2,0x00,0x69]
edge8ln %o0, %o1, %o2
! NO-VIS2: [[#@LINE+2]]:1: error: instruction requires a CPU feature not currently enabled
! VIS2: edge16n %o0, %o1, %o2                   ! encoding: [0x95,0xb2,0x00,0xa9]
edge16n %o0, %o1, %o2
! NO-VIS2: [[#@LINE+2]]:1: error: instruction requires a CPU feature not currently enabled
! VIS2: edge16ln %o0, %o1, %o2                  ! encoding: [0x95,0xb2,0x00,0xe9]
edge16ln %o0, %o1, %o2
! NO-VIS2: [[#@LINE+2]]:1: error: instruction requires a CPU feature not currently enabled
! VIS2: edge32n %o0, %o1, %o2                   ! encoding: [0x95,0xb2,0x01,0x29]
edge32n %o0, %o1, %o2
! NO-VIS2: [[#@LINE+2]]:1: error: instruction requires a CPU feature not currently enabled
! VIS2: edge32ln %o0, %o1, %o2                  ! encoding: [0x95,0xb2,0x01,0x69]
edge32ln %o0, %o1, %o2