1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
|
# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
# RUN: llc -verify-machineinstrs -mtriple aarch64-unknown-unknown -run-pass=instruction-select %s -o - | FileCheck %s
---
name: f64_faddp
alignment: 4
legalized: true
regBankSelected: true
tracksRegLiveness: true
liveins:
- { reg: '$q0' }
frameInfo:
maxAlignment: 1
body: |
bb.1:
liveins: $q0
; CHECK-LABEL: name: f64_faddp
; CHECK: liveins: $q0
; CHECK-NEXT: {{ $}}
; CHECK-NEXT: [[COPY:%[0-9]+]]:fpr128 = COPY $q0
; CHECK-NEXT: [[FADDPv2i64p:%[0-9]+]]:fpr64 = nofpexcept FADDPv2i64p [[COPY]], implicit $fpcr
; CHECK-NEXT: $d0 = COPY [[FADDPv2i64p]]
; CHECK-NEXT: RET_ReallyLR implicit $d0
%0:fpr(<2 x s64>) = COPY $q0
%6:gpr(s64) = G_CONSTANT i64 0
%7:fpr(s64) = G_EXTRACT_VECTOR_ELT %0(<2 x s64>), %6(s64)
%8:gpr(s64) = G_CONSTANT i64 1
%9:fpr(s64) = G_EXTRACT_VECTOR_ELT %0(<2 x s64>), %8(s64)
%4:fpr(s64) = G_FADD %7, %9
$d0 = COPY %4(s64)
RET_ReallyLR implicit $d0
...
---
name: f32_faddp
alignment: 4
legalized: true
regBankSelected: true
tracksRegLiveness: true
liveins:
- { reg: '$d0' }
frameInfo:
maxAlignment: 1
body: |
bb.1:
liveins: $d0
; CHECK-LABEL: name: f32_faddp
; CHECK: liveins: $d0
; CHECK-NEXT: {{ $}}
; CHECK-NEXT: [[COPY:%[0-9]+]]:fpr64 = COPY $d0
; CHECK-NEXT: [[FADDPv2i32p:%[0-9]+]]:fpr32 = nofpexcept FADDPv2i32p [[COPY]], implicit $fpcr
; CHECK-NEXT: $s0 = COPY [[FADDPv2i32p]]
; CHECK-NEXT: RET_ReallyLR implicit $s0
%0:fpr(<2 x s32>) = COPY $d0
%6:gpr(s64) = G_CONSTANT i64 0
%7:fpr(s32) = G_EXTRACT_VECTOR_ELT %0(<2 x s32>), %6(s64)
%8:gpr(s64) = G_CONSTANT i64 1
%9:fpr(s32) = G_EXTRACT_VECTOR_ELT %0(<2 x s32>), %8(s64)
%4:fpr(s32) = G_FADD %7, %9
$s0 = COPY %4(s32)
RET_ReallyLR implicit $s0
...
|
