1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -mtriple=aarch64 | FileCheck %s --check-prefixes=CHECK,CHECK-NOFULLFP16
; RUN: llc < %s -mtriple=aarch64 --enable-no-nans-fp-math | FileCheck %s --check-prefixes=CHECK,CHECK-NONANS
; RUN: llc < %s -mtriple=aarch64 -mattr=+fullfp16 | FileCheck %s --check-prefixes=CHECK,CHECK-FULLFP16
define <1 x float> @dup_v1i32_oeq(float %a, float %b) {
; CHECK-LABEL: dup_v1i32_oeq:
; CHECK: // %bb.0: // %entry
; CHECK-NEXT: fcmeq s0, s0, s1
; CHECK-NEXT: ret
entry:
%0 = fcmp oeq float %a, %b
%vcmpd.i = sext i1 %0 to i32
%vecinit.i = insertelement <1 x i32> poison, i32 %vcmpd.i, i64 0
%1 = bitcast <1 x i32> %vecinit.i to <1 x float>
ret <1 x float> %1
}
define <1 x float> @dup_v1i32_ogt(float %a, float %b) {
; CHECK-LABEL: dup_v1i32_ogt:
; CHECK: // %bb.0: // %entry
; CHECK-NEXT: fcmgt s0, s0, s1
; CHECK-NEXT: ret
entry:
%0 = fcmp ogt float %a, %b
%vcmpd.i = sext i1 %0 to i32
%vecinit.i = insertelement <1 x i32> poison, i32 %vcmpd.i, i64 0
%1 = bitcast <1 x i32> %vecinit.i to <1 x float>
ret <1 x float> %1
}
define <1 x float> @dup_v1i32_oge(float %a, float %b) {
; CHECK-LABEL: dup_v1i32_oge:
; CHECK: // %bb.0: // %entry
; CHECK-NEXT: fcmge s0, s0, s1
; CHECK-NEXT: ret
entry:
%0 = fcmp oge float %a, %b
%vcmpd.i = sext i1 %0 to i32
%vecinit.i = insertelement <1 x i32> poison, i32 %vcmpd.i, i64 0
%1 = bitcast <1 x i32> %vecinit.i to <1 x float>
ret <1 x float> %1
}
define <1 x float> @dup_v1i32_olt(float %a, float %b) {
; CHECK-LABEL: dup_v1i32_olt:
; CHECK: // %bb.0: // %entry
; CHECK-NEXT: fcmgt s0, s1, s0
; CHECK-NEXT: ret
entry:
%0 = fcmp olt float %a, %b
%vcmpd.i = sext i1 %0 to i32
%vecinit.i = insertelement <1 x i32> poison, i32 %vcmpd.i, i64 0
%1 = bitcast <1 x i32> %vecinit.i to <1 x float>
ret <1 x float> %1
}
define <1 x float> @dup_v1i32_ole(float %a, float %b) {
; CHECK-LABEL: dup_v1i32_ole:
; CHECK: // %bb.0: // %entry
; CHECK-NEXT: fcmge s0, s1, s0
; CHECK-NEXT: ret
entry:
%0 = fcmp ole float %a, %b
%vcmpd.i = sext i1 %0 to i32
%vecinit.i = insertelement <1 x i32> poison, i32 %vcmpd.i, i64 0
%1 = bitcast <1 x i32> %vecinit.i to <1 x float>
ret <1 x float> %1
}
define <1 x float> @dup_v1i32_one(float %a, float %b) {
; CHECK-NOFULLFP16-LABEL: dup_v1i32_one:
; CHECK-NOFULLFP16: // %bb.0: // %entry
; CHECK-NOFULLFP16-NEXT: fcmgt s2, s0, s1
; CHECK-NOFULLFP16-NEXT: fcmgt s0, s1, s0
; CHECK-NOFULLFP16-NEXT: orr v0.16b, v0.16b, v2.16b
; CHECK-NOFULLFP16-NEXT: // kill: def $d0 killed $d0 killed $q0
; CHECK-NOFULLFP16-NEXT: ret
;
; CHECK-NONANS-LABEL: dup_v1i32_one:
; CHECK-NONANS: // %bb.0: // %entry
; CHECK-NONANS-NEXT: fcmeq s0, s0, s1
; CHECK-NONANS-NEXT: mvn v0.8b, v0.8b
; CHECK-NONANS-NEXT: ret
;
; CHECK-FULLFP16-LABEL: dup_v1i32_one:
; CHECK-FULLFP16: // %bb.0: // %entry
; CHECK-FULLFP16-NEXT: fcmgt s2, s0, s1
; CHECK-FULLFP16-NEXT: fcmgt s0, s1, s0
; CHECK-FULLFP16-NEXT: orr v0.16b, v0.16b, v2.16b
; CHECK-FULLFP16-NEXT: // kill: def $d0 killed $d0 killed $q0
; CHECK-FULLFP16-NEXT: ret
entry:
%0 = fcmp one float %a, %b
%vcmpd.i = sext i1 %0 to i32
%vecinit.i = insertelement <1 x i32> poison, i32 %vcmpd.i, i64 0
%1 = bitcast <1 x i32> %vecinit.i to <1 x float>
ret <1 x float> %1
}
define <1 x float> @dup_v1i32_ord(float %a, float %b) {
; CHECK-LABEL: dup_v1i32_ord:
; CHECK: // %bb.0: // %entry
; CHECK-NEXT: fcmge s2, s0, s1
; CHECK-NEXT: fcmgt s0, s1, s0
; CHECK-NEXT: orr v0.16b, v0.16b, v2.16b
; CHECK-NEXT: // kill: def $d0 killed $d0 killed $q0
; CHECK-NEXT: ret
entry:
%0 = fcmp ord float %a, %b
%vcmpd.i = sext i1 %0 to i32
%vecinit.i = insertelement <1 x i32> poison, i32 %vcmpd.i, i64 0
%1 = bitcast <1 x i32> %vecinit.i to <1 x float>
ret <1 x float> %1
}
define <1 x float> @dup_v1i32_ueq(float %a, float %b) {
; CHECK-NOFULLFP16-LABEL: dup_v1i32_ueq:
; CHECK-NOFULLFP16: // %bb.0: // %entry
; CHECK-NOFULLFP16-NEXT: fcmgt s2, s0, s1
; CHECK-NOFULLFP16-NEXT: fcmgt s0, s1, s0
; CHECK-NOFULLFP16-NEXT: orr v0.16b, v0.16b, v2.16b
; CHECK-NOFULLFP16-NEXT: mvn v0.8b, v0.8b
; CHECK-NOFULLFP16-NEXT: ret
;
; CHECK-NONANS-LABEL: dup_v1i32_ueq:
; CHECK-NONANS: // %bb.0: // %entry
; CHECK-NONANS-NEXT: fcmeq s0, s0, s1
; CHECK-NONANS-NEXT: ret
;
; CHECK-FULLFP16-LABEL: dup_v1i32_ueq:
; CHECK-FULLFP16: // %bb.0: // %entry
; CHECK-FULLFP16-NEXT: fcmgt s2, s0, s1
; CHECK-FULLFP16-NEXT: fcmgt s0, s1, s0
; CHECK-FULLFP16-NEXT: orr v0.16b, v0.16b, v2.16b
; CHECK-FULLFP16-NEXT: mvn v0.8b, v0.8b
; CHECK-FULLFP16-NEXT: ret
entry:
%0 = fcmp ueq float %a, %b
%vcmpd.i = sext i1 %0 to i32
%vecinit.i = insertelement <1 x i32> poison, i32 %vcmpd.i, i64 0
%1 = bitcast <1 x i32> %vecinit.i to <1 x float>
ret <1 x float> %1
}
define <1 x float> @dup_v1i32_ugt(float %a, float %b) {
; CHECK-NOFULLFP16-LABEL: dup_v1i32_ugt:
; CHECK-NOFULLFP16: // %bb.0: // %entry
; CHECK-NOFULLFP16-NEXT: fcmge s0, s1, s0
; CHECK-NOFULLFP16-NEXT: mvn v0.8b, v0.8b
; CHECK-NOFULLFP16-NEXT: ret
;
; CHECK-NONANS-LABEL: dup_v1i32_ugt:
; CHECK-NONANS: // %bb.0: // %entry
; CHECK-NONANS-NEXT: fcmgt s0, s0, s1
; CHECK-NONANS-NEXT: ret
;
; CHECK-FULLFP16-LABEL: dup_v1i32_ugt:
; CHECK-FULLFP16: // %bb.0: // %entry
; CHECK-FULLFP16-NEXT: fcmge s0, s1, s0
; CHECK-FULLFP16-NEXT: mvn v0.8b, v0.8b
; CHECK-FULLFP16-NEXT: ret
entry:
%0 = fcmp ugt float %a, %b
%vcmpd.i = sext i1 %0 to i32
%vecinit.i = insertelement <1 x i32> poison, i32 %vcmpd.i, i64 0
%1 = bitcast <1 x i32> %vecinit.i to <1 x float>
ret <1 x float> %1
}
define <1 x float> @dup_v1i32_uge(float %a, float %b) {
; CHECK-NOFULLFP16-LABEL: dup_v1i32_uge:
; CHECK-NOFULLFP16: // %bb.0: // %entry
; CHECK-NOFULLFP16-NEXT: fcmgt s0, s1, s0
; CHECK-NOFULLFP16-NEXT: mvn v0.8b, v0.8b
; CHECK-NOFULLFP16-NEXT: ret
;
; CHECK-NONANS-LABEL: dup_v1i32_uge:
; CHECK-NONANS: // %bb.0: // %entry
; CHECK-NONANS-NEXT: fcmge s0, s0, s1
; CHECK-NONANS-NEXT: ret
;
; CHECK-FULLFP16-LABEL: dup_v1i32_uge:
; CHECK-FULLFP16: // %bb.0: // %entry
; CHECK-FULLFP16-NEXT: fcmgt s0, s1, s0
; CHECK-FULLFP16-NEXT: mvn v0.8b, v0.8b
; CHECK-FULLFP16-NEXT: ret
entry:
%0 = fcmp uge float %a, %b
%vcmpd.i = sext i1 %0 to i32
%vecinit.i = insertelement <1 x i32> poison, i32 %vcmpd.i, i64 0
%1 = bitcast <1 x i32> %vecinit.i to <1 x float>
ret <1 x float> %1
}
define <1 x float> @dup_v1i32_ult(float %a, float %b) {
; CHECK-NOFULLFP16-LABEL: dup_v1i32_ult:
; CHECK-NOFULLFP16: // %bb.0: // %entry
; CHECK-NOFULLFP16-NEXT: fcmge s0, s0, s1
; CHECK-NOFULLFP16-NEXT: mvn v0.8b, v0.8b
; CHECK-NOFULLFP16-NEXT: ret
;
; CHECK-NONANS-LABEL: dup_v1i32_ult:
; CHECK-NONANS: // %bb.0: // %entry
; CHECK-NONANS-NEXT: fcmgt s0, s1, s0
; CHECK-NONANS-NEXT: ret
;
; CHECK-FULLFP16-LABEL: dup_v1i32_ult:
; CHECK-FULLFP16: // %bb.0: // %entry
; CHECK-FULLFP16-NEXT: fcmge s0, s0, s1
; CHECK-FULLFP16-NEXT: mvn v0.8b, v0.8b
; CHECK-FULLFP16-NEXT: ret
entry:
%0 = fcmp ult float %a, %b
%vcmpd.i = sext i1 %0 to i32
%vecinit.i = insertelement <1 x i32> poison, i32 %vcmpd.i, i64 0
%1 = bitcast <1 x i32> %vecinit.i to <1 x float>
ret <1 x float> %1
}
define <1 x float> @dup_v1i32_ule(float %a, float %b) {
; CHECK-NOFULLFP16-LABEL: dup_v1i32_ule:
; CHECK-NOFULLFP16: // %bb.0: // %entry
; CHECK-NOFULLFP16-NEXT: fcmgt s0, s0, s1
; CHECK-NOFULLFP16-NEXT: mvn v0.8b, v0.8b
; CHECK-NOFULLFP16-NEXT: ret
;
; CHECK-NONANS-LABEL: dup_v1i32_ule:
; CHECK-NONANS: // %bb.0: // %entry
; CHECK-NONANS-NEXT: fcmge s0, s1, s0
; CHECK-NONANS-NEXT: ret
;
; CHECK-FULLFP16-LABEL: dup_v1i32_ule:
; CHECK-FULLFP16: // %bb.0: // %entry
; CHECK-FULLFP16-NEXT: fcmgt s0, s0, s1
; CHECK-FULLFP16-NEXT: mvn v0.8b, v0.8b
; CHECK-FULLFP16-NEXT: ret
entry:
%0 = fcmp ule float %a, %b
%vcmpd.i = sext i1 %0 to i32
%vecinit.i = insertelement <1 x i32> poison, i32 %vcmpd.i, i64 0
%1 = bitcast <1 x i32> %vecinit.i to <1 x float>
ret <1 x float> %1
}
define <1 x float> @dup_v1i32_une(float %a, float %b) {
; CHECK-LABEL: dup_v1i32_une:
; CHECK: // %bb.0: // %entry
; CHECK-NEXT: fcmeq s0, s0, s1
; CHECK-NEXT: mvn v0.8b, v0.8b
; CHECK-NEXT: ret
entry:
%0 = fcmp une float %a, %b
%vcmpd.i = sext i1 %0 to i32
%vecinit.i = insertelement <1 x i32> poison, i32 %vcmpd.i, i64 0
%1 = bitcast <1 x i32> %vecinit.i to <1 x float>
ret <1 x float> %1
}
define <1 x float> @dup_v1i32_uno(float %a, float %b) {
; CHECK-LABEL: dup_v1i32_uno:
; CHECK: // %bb.0: // %entry
; CHECK-NEXT: fcmge s2, s0, s1
; CHECK-NEXT: fcmgt s0, s1, s0
; CHECK-NEXT: orr v0.16b, v0.16b, v2.16b
; CHECK-NEXT: mvn v0.8b, v0.8b
; CHECK-NEXT: ret
entry:
%0 = fcmp uno float %a, %b
%vcmpd.i = sext i1 %0 to i32
%vecinit.i = insertelement <1 x i32> poison, i32 %vcmpd.i, i64 0
%1 = bitcast <1 x i32> %vecinit.i to <1 x float>
ret <1 x float> %1
}
define <4 x float> @dup_v4i32(float %a, float %b) {
; CHECK-LABEL: dup_v4i32:
; CHECK: // %bb.0: // %entry
; CHECK-NEXT: fcmge s0, s0, s1
; CHECK-NEXT: dup v0.4s, v0.s[0]
; CHECK-NEXT: ret
entry:
%0 = fcmp oge float %a, %b
%vcmpd.i = sext i1 %0 to i32
%vecinit.i = insertelement <4 x i32> poison, i32 %vcmpd.i, i64 0
%1 = bitcast <4 x i32> %vecinit.i to <4 x float>
%2 = shufflevector <4 x float> %1, <4 x float> poison, <4 x i32> zeroinitializer
ret <4 x float> %2
}
define <4 x float> @dup_v4i32_reversed(float %a, float %b) {
; CHECK-LABEL: dup_v4i32_reversed:
; CHECK: // %bb.0: // %entry
; CHECK-NEXT: fcmgt s0, s1, s0
; CHECK-NEXT: dup v0.4s, v0.s[0]
; CHECK-NEXT: ret
entry:
%0 = fcmp ogt float %b, %a
%vcmpd.i = sext i1 %0 to i32
%vecinit.i = insertelement <4 x i32> poison, i32 %vcmpd.i, i64 0
%1 = bitcast <4 x i32> %vecinit.i to <4 x float>
%2 = shufflevector <4 x float> %1, <4 x float> poison, <4 x i32> zeroinitializer
ret <4 x float> %2
}
define <2 x double> @dup_v2i64(double %a, double %b) {
; CHECK-LABEL: dup_v2i64:
; CHECK: // %bb.0: // %entry
; CHECK-NEXT: fcmgt d0, d0, d1
; CHECK-NEXT: dup v0.2d, v0.d[0]
; CHECK-NEXT: ret
entry:
%0 = fcmp ogt double %a, %b
%vcmpd.i = sext i1 %0 to i64
%vecinit.i = insertelement <2 x i64> poison, i64 %vcmpd.i, i64 0
%1 = bitcast <2 x i64> %vecinit.i to <2 x double>
%2 = shufflevector <2 x double> %1, <2 x double> poison, <2 x i32> zeroinitializer
ret <2 x double> %2
}
define <8 x half> @dup_v8i16(half %a, half %b) {
; CHECK-NOFULLFP16-LABEL: dup_v8i16:
; CHECK-NOFULLFP16: // %bb.0: // %entry
; CHECK-NOFULLFP16-NEXT: fcvt s1, h1
; CHECK-NOFULLFP16-NEXT: fcvt s0, h0
; CHECK-NOFULLFP16-NEXT: fcmeq s0, s0, s1
; CHECK-NOFULLFP16-NEXT: ret
;
; CHECK-NONANS-LABEL: dup_v8i16:
; CHECK-NONANS: // %bb.0: // %entry
; CHECK-NONANS-NEXT: fcvt s1, h1
; CHECK-NONANS-NEXT: fcvt s0, h0
; CHECK-NONANS-NEXT: fcmeq s0, s0, s1
; CHECK-NONANS-NEXT: ret
;
; CHECK-FULLFP16-LABEL: dup_v8i16:
; CHECK-FULLFP16: // %bb.0: // %entry
; CHECK-FULLFP16-NEXT: fcmp h0, h1
; CHECK-FULLFP16-NEXT: csetm w8, eq
; CHECK-FULLFP16-NEXT: fmov s0, w8
; CHECK-FULLFP16-NEXT: ret
; FIXME: Could be replaced with fcmeq + dup but the type of the former is
; promoted to i32 during selection and then the optimization does not apply.
entry:
%0 = fcmp oeq half %a, %b
%vcmpd.i = sext i1 %0 to i16
%vecinit.i = insertelement <8 x i16> poison, i16 %vcmpd.i, i64 0
%1 = bitcast <8 x i16> %vecinit.i to <8 x half>
ret <8 x half> %1
}
; Check that a mask is not generated for non-vectorized users.
define i32 @mask_i32(float %a, float %b) {
; CHECK-LABEL: mask_i32:
; CHECK: // %bb.0: // %entry
; CHECK-NEXT: fcmp s0, s1
; CHECK-NEXT: csetm w0, eq
; CHECK-NEXT: ret
entry:
%0 = fcmp oeq float %a, %b
%vcmpd.i = sext i1 %0 to i32
ret i32 %vcmpd.i
}
; Verify that a mask is not emitted when (allOnes, allZeros) are not the
; operands for the SELECT_CC.
define i32 @bool_i32(float %a, float %b) {
; CHECK-LABEL: bool_i32:
; CHECK: // %bb.0: // %entry
; CHECK-NEXT: fcmp s0, s1
; CHECK-NEXT: cset w0, eq
; CHECK-NEXT: ret
entry:
%0 = fcmp oeq float %a, %b
%vcmpd.i = zext i1 %0 to i32
ret i32 %vcmpd.i
}
|
