1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
|
# RUN: llc -mtriple=aarch64-none-linux-gnu -mcpu=cortex-a55 \
# RUN: -misched-dump-reserved-cycles=true \
# RUN: -run-pass=machine-scheduler -debug-only=machine-scheduler \
# RUN: -o - %s 2>&1 -misched-prera-direction=topdown | FileCheck %s
# RUN: llc -mtriple=aarch64-none-linux-gnu -mcpu=cortex-a55 \
# RUN: -misched-dump-reserved-cycles=true \
# RUN: -passes=machine-scheduler -debug-only=machine-scheduler \
# RUN: -o - %s 2>&1 -misched-prera-direction=topdown | FileCheck %s
# RUN: llc -mtriple=aarch64-none-linux-gnu -mcpu=cortex-a55 \
# RUN: -misched-dump-reserved-cycles=true -sched-model-force-enable-intervals=true \
# RUN: -run-pass=machine-scheduler -debug-only=machine-scheduler \
# RUN: -o - %s 2>&1 -misched-prera-direction=topdown | FileCheck %s --check-prefix=FORCE
# RUN: llc -mtriple=aarch64-none-linux-gnu -mcpu=cortex-a55 \
# RUN: -misched-dump-reserved-cycles=true -sched-model-force-enable-intervals=true \
# RUN: -passes=machine-scheduler -debug-only=machine-scheduler \
# RUN: -o - %s 2>&1 -misched-prera-direction=topdown | FileCheck %s --check-prefix=FORCE
# REQUIRES: asserts
---
name: f
tracksRegLiveness: true
body: |
bb.0:
liveins: $x0, $x10
$x1 = ADDXrr $x0, $x0
$x2 = ADDXrr $x1, $x1
$x3 = ADDXrr $x2, $x2
STRXui $x3, $x10, 1 :: (store (s64))
# CHECK-LABEL: Scheduling SU(3) STRXui $x3, $x10, 1 :: (store (s64))
# CHECK-NEXT: Ready @5c
# CHECK-NEXT: CortexA55UnitSt +1x2u
# CHECK-NEXT: TopQ.A TopLatency SU(3) 5c
# CHECK-NEXT: TopQ.A @5c
# CHECK-NEXT: Retired: 4
# CHECK-NEXT: Executed: 5c
# CHECK-NEXT: Critical: 2c, 4 MOps
# CHECK-NEXT: ExpectedLatency: 5c
# CHECK-NEXT: - Latency limited.
# CHECK-NEXT: CortexA55UnitALU(0) = 3
# CHECK-NEXT: CortexA55UnitALU(1) = 4294967295
# CHECK-NEXT: CortexA55UnitB(0) = 4294967295
# CHECK-NEXT: CortexA55UnitDiv(0) = 4294967295
# CHECK-NEXT: CortexA55UnitFPALU(0) = 4294967295
# CHECK-NEXT: CortexA55UnitFPALU(1) = 4294967295
# CHECK-NEXT: CortexA55UnitFPDIV(0) = 4294967295
# CHECK-NEXT: CortexA55UnitFPMAC(0) = 4294967295
# CHECK-NEXT: CortexA55UnitFPMAC(1) = 4294967295
# CHECK-NEXT: CortexA55UnitLd(0) = 4294967295
# CHECK-NEXT: CortexA55UnitMAC(0) = 4294967295
# CHECK-NEXT: CortexA55UnitSt(0) = 6
# FORCE-LABEL: Scheduling SU(3) STRXui $x3, $x10, 1 :: (store (s64))
# FORCE-NEXT: Ready @5c
# FORCE-NEXT: CortexA55UnitSt +1x2u
# FORCE-NEXT: TopQ.A TopLatency SU(3) 5c
# FORCE-NEXT: TopQ.A @5c
# FORCE-NEXT: Retired: 4
# FORCE-NEXT: Executed: 5c
# FORCE-NEXT: Critical: 2c, 4 MOps
# FORCE-NEXT: ExpectedLatency: 5c
# FORCE-NEXT: - Latency limited.
# FORCE-NEXT: CortexA55UnitALU(0) = { [0, 3), }
# FORCE-NEXT: CortexA55UnitALU(1) = { }
# FORCE-NEXT: CortexA55UnitB(0) = { }
# FORCE-NEXT: CortexA55UnitDiv(0) = { }
# FORCE-NEXT: CortexA55UnitFPALU(0) = { }
# FORCE-NEXT: CortexA55UnitFPALU(1) = { }
# FORCE-NEXT: CortexA55UnitFPDIV(0) = { }
# FORCE-NEXT: CortexA55UnitFPMAC(0) = { }
# FORCE-NEXT: CortexA55UnitFPMAC(1) = { }
# FORCE-NEXT: CortexA55UnitLd(0) = { }
# FORCE-NEXT: CortexA55UnitMAC(0) = { }
# FORCE-NEXT: CortexA55UnitSt(0) = { [5, 6), }
|
