1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 5
; RUN: llc %s -o - | FileCheck %s
; RUN: llc -combiner-disabled %s -o - | FileCheck %s
target triple = "aarch64-unknown-linux-gnu"
; Verify lowering code in isolation to ensure we can lower shifts that would
; normally be optimised away.
define i32 @fshl_i32_by_zero(i32 %unused, i32 %a, i32 %b) {
; CHECK-LABEL: fshl_i32_by_zero:
; CHECK: // %bb.0:
; CHECK-NEXT: mov w0, w1
; CHECK-NEXT: ret
%r = call i32 @llvm.fshl.i32(i32 %a, i32 %b, i32 0)
ret i32 %r
}
define i32 @fshl_i32_by_half_srclen(i32 %unused, i32 %a, i32 %b) {
; CHECK-LABEL: fshl_i32_by_half_srclen:
; CHECK: // %bb.0:
; CHECK-NEXT: extr w0, w1, w2, #16
; CHECK-NEXT: ret
%r = call i32 @llvm.fshl.i32(i32 %a, i32 %b, i32 16)
ret i32 %r
}
define i32 @fshl_i32_by_srclen(i32 %unused, i32 %a, i32 %b) {
; CHECK-LABEL: fshl_i32_by_srclen:
; CHECK: // %bb.0:
; CHECK-NEXT: mov w0, w1
; CHECK-NEXT: ret
%r = call i32 @llvm.fshl.i32(i32 %a, i32 %b, i32 32)
ret i32 %r
}
define i32 @fshl_i32_by_srclen_plus1(i32 %unused, i32 %a, i32 %b) {
; CHECK-LABEL: fshl_i32_by_srclen_plus1:
; CHECK: // %bb.0:
; CHECK-NEXT: extr w0, w1, w2, #31
; CHECK-NEXT: ret
%r = call i32 @llvm.fshl.i32(i32 %a, i32 %b, i32 33)
ret i32 %r
}
define i64 @fshl_i64_by_zero(i64 %unused, i64 %a, i64 %b) {
; CHECK-LABEL: fshl_i64_by_zero:
; CHECK: // %bb.0:
; CHECK-NEXT: mov x0, x1
; CHECK-NEXT: ret
%r = call i64 @llvm.fshl.i64(i64 %a, i64 %b, i64 0)
ret i64 %r
}
define i64 @fshl_i64_by_srclen(i64 %unused, i64 %a, i64 %b) {
; CHECK-LABEL: fshl_i64_by_srclen:
; CHECK: // %bb.0:
; CHECK-NEXT: mov x0, x1
; CHECK-NEXT: ret
%r = call i64 @llvm.fshl.i64(i64 %a, i64 %b, i64 64)
ret i64 %r
}
define i64 @fshl_i64_by_srclen_plus1(i64 %unused, i64 %a, i64 %b) {
; CHECK-LABEL: fshl_i64_by_srclen_plus1:
; CHECK: // %bb.0:
; CHECK-NEXT: extr x0, x1, x2, #63
; CHECK-NEXT: ret
%r = call i64 @llvm.fshl.i64(i64 %a, i64 %b, i64 65)
ret i64 %r
}
define i32 @fshr_i32_by_zero(i32 %unused, i32 %a, i32 %b) {
; CHECK-LABEL: fshr_i32_by_zero:
; CHECK: // %bb.0:
; CHECK-NEXT: mov w0, w2
; CHECK-NEXT: ret
%r = call i32 @llvm.fshr.i32(i32 %a, i32 %b, i32 0)
ret i32 %r
}
define i32 @fshr_i32_by_srclen(i32 %unused, i32 %a, i32 %b) {
; CHECK-LABEL: fshr_i32_by_srclen:
; CHECK: // %bb.0:
; CHECK-NEXT: mov w0, w2
; CHECK-NEXT: ret
%r = call i32 @llvm.fshr.i32(i32 %a, i32 %b, i32 32)
ret i32 %r
}
define i32 @fshr_i32_by_half_srclen(i32 %unused, i32 %a, i32 %b) {
; CHECK-LABEL: fshr_i32_by_half_srclen:
; CHECK: // %bb.0:
; CHECK-NEXT: extr w0, w1, w2, #16
; CHECK-NEXT: ret
%r = call i32 @llvm.fshr.i32(i32 %a, i32 %b, i32 16)
ret i32 %r
}
define i32 @fshr_i32_by_srclen_plus1(i32 %unused, i32 %a, i32 %b) {
; CHECK-LABEL: fshr_i32_by_srclen_plus1:
; CHECK: // %bb.0:
; CHECK-NEXT: extr w0, w1, w2, #1
; CHECK-NEXT: ret
%r = call i32 @llvm.fshr.i32(i32 %a, i32 %b, i32 33)
ret i32 %r
}
define i64 @fshr_i64_by_zero(i64 %unused, i64 %a, i64 %b) {
; CHECK-LABEL: fshr_i64_by_zero:
; CHECK: // %bb.0:
; CHECK-NEXT: mov x0, x2
; CHECK-NEXT: ret
%r = call i64 @llvm.fshr.i64(i64 %a, i64 %b, i64 0)
ret i64 %r
}
define i64 @fshr_i64_by_srclen(i64 %unused, i64 %a, i64 %b) {
; CHECK-LABEL: fshr_i64_by_srclen:
; CHECK: // %bb.0:
; CHECK-NEXT: mov x0, x2
; CHECK-NEXT: ret
%r = call i64 @llvm.fshr.i64(i64 %a, i64 %b, i64 64)
ret i64 %r
}
define i64 @fshr_i64_by_srclen_plus1(i64 %unused, i64 %a, i64 %b) {
; CHECK-LABEL: fshr_i64_by_srclen_plus1:
; CHECK: // %bb.0:
; CHECK-NEXT: extr x0, x1, x2, #1
; CHECK-NEXT: ret
%r = call i64 @llvm.fshr.i64(i64 %a, i64 %b, i64 65)
ret i64 %r
}
|
