1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple=aarch64-none-elf %s -o - | FileCheck %s --check-prefixes=CHECK,CHECK-SD
; RUN: llc -mtriple=aarch64-none-elf -global-isel %s -o - | FileCheck %s --check-prefixes=CHECK,CHECK-GI
define i32 @xori64i32(i64 %a) {
; CHECK-LABEL: xori64i32:
; CHECK: // %bb.0:
; CHECK-NEXT: asr x8, x0, #63
; CHECK-NEXT: eor w0, w8, #0x7fffffff
; CHECK-NEXT: ret
%shr4 = ashr i64 %a, 63
%conv5 = trunc i64 %shr4 to i32
%xor = xor i32 %conv5, 2147483647
ret i32 %xor
}
define i64 @selecti64i64(i64 %a) {
; CHECK-SD-LABEL: selecti64i64:
; CHECK-SD: // %bb.0:
; CHECK-SD-NEXT: asr x8, x0, #63
; CHECK-SD-NEXT: eor x0, x8, #0x7fffffff
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: selecti64i64:
; CHECK-GI: // %bb.0:
; CHECK-GI-NEXT: mov x8, #-2147483648 // =0xffffffff80000000
; CHECK-GI-NEXT: mov w9, #2147483647 // =0x7fffffff
; CHECK-GI-NEXT: cmp x0, #0
; CHECK-GI-NEXT: csel x0, x9, x8, ge
; CHECK-GI-NEXT: ret
%c = icmp sgt i64 %a, -1
%s = select i1 %c, i64 2147483647, i64 -2147483648
ret i64 %s
}
define i32 @selecti64i32(i64 %a) {
; CHECK-SD-LABEL: selecti64i32:
; CHECK-SD: // %bb.0:
; CHECK-SD-NEXT: asr x8, x0, #63
; CHECK-SD-NEXT: eor w0, w8, #0x7fffffff
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: selecti64i32:
; CHECK-GI: // %bb.0:
; CHECK-GI-NEXT: cmp x0, #0
; CHECK-GI-NEXT: mov w9, #-2147483648 // =0x80000000
; CHECK-GI-NEXT: cset w8, ge
; CHECK-GI-NEXT: sbfx w8, w8, #0, #1
; CHECK-GI-NEXT: add w0, w8, w9
; CHECK-GI-NEXT: ret
%c = icmp sgt i64 %a, -1
%s = select i1 %c, i32 2147483647, i32 -2147483648
ret i32 %s
}
define i64 @selecti32i64(i32 %a) {
; CHECK-SD-LABEL: selecti32i64:
; CHECK-SD: // %bb.0:
; CHECK-SD-NEXT: // kill: def $w0 killed $w0 def $x0
; CHECK-SD-NEXT: sbfx x8, x0, #31, #1
; CHECK-SD-NEXT: eor x0, x8, #0x7fffffff
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: selecti32i64:
; CHECK-GI: // %bb.0:
; CHECK-GI-NEXT: mov x8, #-2147483648 // =0xffffffff80000000
; CHECK-GI-NEXT: mov w9, #2147483647 // =0x7fffffff
; CHECK-GI-NEXT: cmp w0, #0
; CHECK-GI-NEXT: csel x0, x9, x8, ge
; CHECK-GI-NEXT: ret
%c = icmp sgt i32 %a, -1
%s = select i1 %c, i64 2147483647, i64 -2147483648
ret i64 %s
}
define i8 @xori32i8(i32 %a) {
; CHECK-LABEL: xori32i8:
; CHECK: // %bb.0:
; CHECK-NEXT: mov w8, #84 // =0x54
; CHECK-NEXT: eor w0, w8, w0, asr #31
; CHECK-NEXT: ret
%shr4 = ashr i32 %a, 31
%conv5 = trunc i32 %shr4 to i8
%xor = xor i8 %conv5, 84
ret i8 %xor
}
define i32 @selecti32i32(i32 %a) {
; CHECK-SD-LABEL: selecti32i32:
; CHECK-SD: // %bb.0:
; CHECK-SD-NEXT: mov w8, #84 // =0x54
; CHECK-SD-NEXT: eor w0, w8, w0, asr #31
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: selecti32i32:
; CHECK-GI: // %bb.0:
; CHECK-GI-NEXT: mov w8, #-85 // =0xffffffab
; CHECK-GI-NEXT: mov w9, #84 // =0x54
; CHECK-GI-NEXT: cmp w0, #0
; CHECK-GI-NEXT: csel w0, w9, w8, ge
; CHECK-GI-NEXT: ret
%c = icmp sgt i32 %a, -1
%s = select i1 %c, i32 84, i32 -85
ret i32 %s
}
define i8 @selecti32i8(i32 %a) {
; CHECK-SD-LABEL: selecti32i8:
; CHECK-SD: // %bb.0:
; CHECK-SD-NEXT: mov w8, #84 // =0x54
; CHECK-SD-NEXT: eor w0, w8, w0, asr #31
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: selecti32i8:
; CHECK-GI: // %bb.0:
; CHECK-GI-NEXT: mov w8, #84 // =0x54
; CHECK-GI-NEXT: mov w9, #-85 // =0xffffffab
; CHECK-GI-NEXT: cmp w0, #0
; CHECK-GI-NEXT: csel w0, w8, w9, ge
; CHECK-GI-NEXT: ret
%c = icmp sgt i32 %a, -1
%s = select i1 %c, i8 84, i8 -85
ret i8 %s
}
define i32 @selecti8i32(i8 %a) {
; CHECK-SD-LABEL: selecti8i32:
; CHECK-SD: // %bb.0:
; CHECK-SD-NEXT: sxtb w8, w0
; CHECK-SD-NEXT: mov w9, #84 // =0x54
; CHECK-SD-NEXT: eor w0, w9, w8, asr #7
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: selecti8i32:
; CHECK-GI: // %bb.0:
; CHECK-GI-NEXT: sxtb w8, w0
; CHECK-GI-NEXT: mov w9, #-85 // =0xffffffab
; CHECK-GI-NEXT: mov w10, #84 // =0x54
; CHECK-GI-NEXT: cmp w8, #0
; CHECK-GI-NEXT: csel w0, w10, w9, ge
; CHECK-GI-NEXT: ret
%c = icmp sgt i8 %a, -1
%s = select i1 %c, i32 84, i32 -85
ret i32 %s
}
define i32 @icmpasreq(i32 %input, i32 %a, i32 %b) {
; CHECK-SD-LABEL: icmpasreq:
; CHECK-SD: // %bb.0:
; CHECK-SD-NEXT: cmp w0, #0
; CHECK-SD-NEXT: csel w0, w1, w2, lt
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: icmpasreq:
; CHECK-GI: // %bb.0:
; CHECK-GI-NEXT: mov w8, #-1 // =0xffffffff
; CHECK-GI-NEXT: cmp w8, w0, asr #31
; CHECK-GI-NEXT: csel w0, w1, w2, eq
; CHECK-GI-NEXT: ret
%sh = ashr i32 %input, 31
%c = icmp eq i32 %sh, -1
%s = select i1 %c, i32 %a, i32 %b
ret i32 %s
}
define i32 @icmpasrne(i32 %input, i32 %a, i32 %b) {
; CHECK-SD-LABEL: icmpasrne:
; CHECK-SD: // %bb.0:
; CHECK-SD-NEXT: cmn w0, #1
; CHECK-SD-NEXT: csel w0, w1, w2, gt
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: icmpasrne:
; CHECK-GI: // %bb.0:
; CHECK-GI-NEXT: mov w8, #-1 // =0xffffffff
; CHECK-GI-NEXT: cmp w8, w0, asr #31
; CHECK-GI-NEXT: csel w0, w1, w2, ne
; CHECK-GI-NEXT: ret
%sh = ashr i32 %input, 31
%c = icmp ne i32 %sh, -1
%s = select i1 %c, i32 %a, i32 %b
ret i32 %s
}
define i32 @selecti32i32_0(i32 %a) {
; CHECK-SD-LABEL: selecti32i32_0:
; CHECK-SD: // %bb.0:
; CHECK-SD-NEXT: asr w0, w0, #31
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: selecti32i32_0:
; CHECK-GI: // %bb.0:
; CHECK-GI-NEXT: cmp w0, #0
; CHECK-GI-NEXT: cset w8, lt
; CHECK-GI-NEXT: sbfx w0, w8, #0, #1
; CHECK-GI-NEXT: ret
%c = icmp sgt i32 %a, -1
%s = select i1 %c, i32 0, i32 -1
ret i32 %s
}
define i32 @selecti32i32_m1(i32 %a) {
; CHECK-SD-LABEL: selecti32i32_m1:
; CHECK-SD: // %bb.0:
; CHECK-SD-NEXT: mvn w8, w0
; CHECK-SD-NEXT: asr w0, w8, #31
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: selecti32i32_m1:
; CHECK-GI: // %bb.0:
; CHECK-GI-NEXT: cmp w0, #0
; CHECK-GI-NEXT: cset w8, ge
; CHECK-GI-NEXT: sbfx w0, w8, #0, #1
; CHECK-GI-NEXT: ret
%c = icmp sgt i32 %a, -1
%s = select i1 %c, i32 -1, i32 0
ret i32 %s
}
define i32 @selecti32i32_1(i32 %a) {
; CHECK-SD-LABEL: selecti32i32_1:
; CHECK-SD: // %bb.0:
; CHECK-SD-NEXT: asr w8, w0, #31
; CHECK-SD-NEXT: eor w0, w8, #0x1
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: selecti32i32_1:
; CHECK-GI: // %bb.0:
; CHECK-GI-NEXT: mov w8, #-2 // =0xfffffffe
; CHECK-GI-NEXT: cmp w0, #0
; CHECK-GI-NEXT: csinc w0, w8, wzr, lt
; CHECK-GI-NEXT: ret
%c = icmp sgt i32 %a, -1
%s = select i1 %c, i32 1, i32 -2
ret i32 %s
}
define i32 @selecti32i32_sge(i32 %a) {
; CHECK-SD-LABEL: selecti32i32_sge:
; CHECK-SD: // %bb.0:
; CHECK-SD-NEXT: asr w8, w0, #31
; CHECK-SD-NEXT: eor w0, w8, #0xc
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: selecti32i32_sge:
; CHECK-GI: // %bb.0:
; CHECK-GI-NEXT: mov w8, #-13 // =0xfffffff3
; CHECK-GI-NEXT: mov w9, #12 // =0xc
; CHECK-GI-NEXT: cmp w0, #0
; CHECK-GI-NEXT: csel w0, w9, w8, ge
; CHECK-GI-NEXT: ret
%c = icmp sge i32 %a, 0
%s = select i1 %c, i32 12, i32 -13
ret i32 %s
}
define i32 @selecti32i32_slt(i32 %a) {
; CHECK-SD-LABEL: selecti32i32_slt:
; CHECK-SD: // %bb.0:
; CHECK-SD-NEXT: asr w8, w0, #31
; CHECK-SD-NEXT: eor w0, w8, #0xc
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: selecti32i32_slt:
; CHECK-GI: // %bb.0:
; CHECK-GI-NEXT: mov w8, #12 // =0xc
; CHECK-GI-NEXT: mov w9, #-13 // =0xfffffff3
; CHECK-GI-NEXT: cmp w0, #0
; CHECK-GI-NEXT: csel w0, w9, w8, lt
; CHECK-GI-NEXT: ret
%c = icmp slt i32 %a, 0
%s = select i1 %c, i32 -13, i32 12
ret i32 %s
}
define i32 @selecti32i32_sle(i32 %a) {
; CHECK-SD-LABEL: selecti32i32_sle:
; CHECK-SD: // %bb.0:
; CHECK-SD-NEXT: asr w8, w0, #31
; CHECK-SD-NEXT: eor w0, w8, #0xc
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: selecti32i32_sle:
; CHECK-GI: // %bb.0:
; CHECK-GI-NEXT: mov w8, #12 // =0xc
; CHECK-GI-NEXT: mov w9, #-13 // =0xfffffff3
; CHECK-GI-NEXT: cmp w0, #0
; CHECK-GI-NEXT: csel w0, w9, w8, lt
; CHECK-GI-NEXT: ret
%c = icmp sle i32 %a, -1
%s = select i1 %c, i32 -13, i32 12
ret i32 %s
}
define i32 @selecti32i32_sgt(i32 %a) {
; CHECK-SD-LABEL: selecti32i32_sgt:
; CHECK-SD: // %bb.0:
; CHECK-SD-NEXT: asr w8, w0, #31
; CHECK-SD-NEXT: eor w0, w8, #0xc
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: selecti32i32_sgt:
; CHECK-GI: // %bb.0:
; CHECK-GI-NEXT: mov w8, #12 // =0xc
; CHECK-GI-NEXT: mov w9, #-13 // =0xfffffff3
; CHECK-GI-NEXT: cmp w0, #0
; CHECK-GI-NEXT: csel w0, w9, w8, lt
; CHECK-GI-NEXT: ret
%c = icmp sle i32 %a, -1
%s = select i1 %c, i32 -13, i32 12
ret i32 %s
}
define i32 @oneusecmp(i32 %a, i32 %b, i32 %d) {
; CHECK-SD-LABEL: oneusecmp:
; CHECK-SD: // %bb.0:
; CHECK-SD-NEXT: asr w8, w0, #31
; CHECK-SD-NEXT: cmp w0, #0
; CHECK-SD-NEXT: csel w9, w2, w1, lt
; CHECK-SD-NEXT: eor w8, w8, #0x7f
; CHECK-SD-NEXT: add w0, w8, w9
; CHECK-SD-NEXT: ret
;
; CHECK-GI-LABEL: oneusecmp:
; CHECK-GI: // %bb.0:
; CHECK-GI-NEXT: mov w8, #127 // =0x7f
; CHECK-GI-NEXT: mov w9, #-128 // =0xffffff80
; CHECK-GI-NEXT: cmp w0, #0
; CHECK-GI-NEXT: csel w8, w9, w8, lt
; CHECK-GI-NEXT: csel w9, w2, w1, lt
; CHECK-GI-NEXT: add w0, w8, w9
; CHECK-GI-NEXT: ret
%c = icmp sle i32 %a, -1
%s = select i1 %c, i32 -128, i32 127
%s2 = select i1 %c, i32 %d, i32 %b
%x = add i32 %s, %s2
ret i32 %x
}
|
