1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -relocation-model=pic < %s | FileCheck %s
;; Test that we use do not the local alias for dso_local globals with MTE.
target datalayout = "e-m:e-i8:8:32-i16:16:32-i64:64-i128:128-n32:64-S128-Fn32"
target triple = "aarch64-unknown-linux-android10000"
@x = dso_local global i32 1, sanitize_memtag, align 4
@y = dso_local global i32 1, align 4
; Function Attrs: noinline optnone
define dso_local i32 @main() #0 {
; CHECK-LABEL: main:
; CHECK: .Lmain$local:
; CHECK-NEXT: .type .Lmain$local,@function
; CHECK-NEXT: .cfi_startproc
; CHECK-NEXT: // %bb.0: // %entry
; CHECK-NEXT: adrp x8, :got:x
; CHECK-NEXT: ldr x8, [x8, :got_lo12:x]
; CHECK-NEXT: ldr w0, [x8]
; CHECK-NEXT: ret
entry:
%0 = load i32, ptr @x, align 4
ret i32 %0
}
; Function Attrs: noinline optnone
define dso_local i32 @main2() #0 {
; CHECK-LABEL: main2:
; CHECK: .Lmain2$local:
; CHECK-NEXT: .type .Lmain2$local,@function
; CHECK-NEXT: .cfi_startproc
; CHECK-NEXT: // %bb.0: // %entry
; CHECK-NEXT: adrp x8, .Ly$local
; CHECK-NEXT: add x8, x8, :lo12:.Ly$local
; CHECK-NEXT: ldr w0, [x8]
; CHECK-NEXT: ret
entry:
%0 = load i32, ptr @y, align 4
ret i32 %0
}
attributes #0 = { noinline optnone "target-cpu"="generic" "target-features"="+mte,+v8a" }
!llvm.module.flags = !{!2, !3}
!2 = !{i32 8, !"PIC Level", i32 2}
!3 = !{i32 7, !"PIE Level", i32 0}
|
