File: sve-aliasing.mir

package info (click to toggle)
llvm-toolchain-21 1%3A21.1.6-3
  • links: PTS, VCS
  • area: main
  • in suites: sid
  • size: 2,245,028 kB
  • sloc: cpp: 7,619,726; ansic: 1,434,018; asm: 1,058,748; python: 252,740; f90: 94,671; objc: 70,685; lisp: 42,813; pascal: 18,401; sh: 8,601; ml: 5,111; perl: 4,720; makefile: 3,675; awk: 3,523; javascript: 2,409; xml: 892; fortran: 770
file content (66 lines) | stat: -rw-r--r-- 2,381 bytes parent folder | download | duplicates (3)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
# RUN: llc -o - %s -mtriple=aarch64 -run-pass=machine-scheduler -verify-machineinstrs | FileCheck %s
# RUN: llc -o - %s -mtriple=aarch64 -passes=machine-scheduler | FileCheck %s

---
name:            scalable_v16i1
tracksRegLiveness: true
registers:
  - { id: 0, class: gpr64common, preferred-register: '' }
  - { id: 1, class: ppr, preferred-register: '' }
  - { id: 2, class: ppr, preferred-register: '' }
liveins:
  - { reg: '$x0', virtual-reg: '%0' }
  - { reg: '$p0', virtual-reg: '%1' }
body:             |
  bb.0:
    liveins: $x0, $p0

    ; CHECK-LABEL: name: scalable_v16i1
    ; CHECK: liveins: $x0, $p0
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:gpr64common = COPY $x0
    ; CHECK-NEXT: [[LDR_PXI:%[0-9]+]]:ppr = LDR_PXI [[COPY]], 1 :: (load unknown-size, align 16)
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:ppr = COPY $p0
    ; CHECK-NEXT: $p0 = COPY [[LDR_PXI]]
    ; CHECK-NEXT: STR_PXI [[COPY1]], [[COPY]], 0 :: (store unknown-size, align 16)
    ; CHECK-NEXT: RET_ReallyLR implicit $p0
    %1:ppr = COPY $p0
    %0:gpr64common = COPY $x0
    STR_PXI %1, %0, 0 :: (store unknown-size, align 16)
    %2:ppr = LDR_PXI %0, 1 :: (load unknown-size, align 16)
    $p0 = COPY %2
    RET_ReallyLR implicit $p0

...
---
name:            scalable_neg_v16i1
tracksRegLiveness: true
registers:
  - { id: 0, class: gpr64common, preferred-register: '' }
  - { id: 1, class: ppr, preferred-register: '' }
  - { id: 2, class: ppr, preferred-register: '' }
liveins:
  - { reg: '$x0', virtual-reg: '%0' }
  - { reg: '$p0', virtual-reg: '%1' }
body:             |
  bb.0:
    liveins: $x0, $p0

    ; CHECK-LABEL: name: scalable_neg_v16i1
    ; CHECK: liveins: $x0, $p0
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:gpr64common = COPY $x0
    ; CHECK-NEXT: [[LDR_PXI:%[0-9]+]]:ppr = LDR_PXI [[COPY]], -1 :: (load unknown-size, align 16)
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:ppr = COPY $p0
    ; CHECK-NEXT: $p0 = COPY [[LDR_PXI]]
    ; CHECK-NEXT: STR_PXI [[COPY1]], [[COPY]], 0 :: (store unknown-size, align 16)
    ; CHECK-NEXT: RET_ReallyLR implicit $p0
    %1:ppr = COPY $p0
    %0:gpr64common = COPY $x0
    STR_PXI %1, %0, 0 :: (store unknown-size, align 16)
    %2:ppr = LDR_PXI %0, -1 :: (load unknown-size, align 16)
    $p0 = COPY %2
    RET_ReallyLR implicit $p0

...