1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
|
; RUN: llc < %s
; PR7170
; The test is intentionally disabled only for the NVPTX target
; (i.e. not for nvptx-registered-target feature) due to excessive runtime.
; Please note, that there are NVPTX special testcases for "byval"
; UNSUPPORTED: target=nvptx{{.*}}
; AArch64 incorrectly nests ADJCALLSTACKDOWN/ADJCALLSTACKUP.
; UNSUPPORTED: expensive_checks && target=aarch64{{.*}}
%big = type [131072 x i8]
declare void @foo(ptr byval(%big) align 1)
define void @bar(ptr byval(%big) align 1 %x) {
call void @foo(ptr byval(%big) align 1 %x)
ret void
}
|
