1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc --mtriple=loongarch64 --mattr=+lasx,+frecipe < %s | FileCheck %s
declare <8 x float> @llvm.loongarch.lasx.xvfrsqrte.s(<8 x float>)
define <8 x float> @lasx_xvfrsqrte_s(<8 x float> %va) nounwind {
; CHECK-LABEL: lasx_xvfrsqrte_s:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: xvfrsqrte.s $xr0, $xr0
; CHECK-NEXT: ret
entry:
%res = call <8 x float> @llvm.loongarch.lasx.xvfrsqrte.s(<8 x float> %va)
ret <8 x float> %res
}
declare <4 x double> @llvm.loongarch.lasx.xvfrsqrte.d(<4 x double>)
define <4 x double> @lasx_xvfrsqrte_d(<4 x double> %va) nounwind {
; CHECK-LABEL: lasx_xvfrsqrte_d:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: xvfrsqrte.d $xr0, $xr0
; CHECK-NEXT: ret
entry:
%res = call <4 x double> @llvm.loongarch.lasx.xvfrsqrte.d(<4 x double> %va)
ret <4 x double> %res
}
|
