1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 5
; RUN: llc < %s -mtriple=s390x-linux-gnu -mcpu=z17 | FileCheck %s
define i128 @f1(<2 x i64> %a) {
; CHECK-LABEL: f1:
; CHECK: # %bb.0: # %start
; CHECK-NEXT: vuplhg %v0, %v24
; CHECK-NEXT: vst %v0, 0(%r2), 3
; CHECK-NEXT: br %r14
start:
%0 = extractelement <2 x i64> %a, i32 0
%1 = zext i64 %0 to i128
ret i128 %1
}
define i128 @f2(<2 x i64> %a) {
; CHECK-LABEL: f2:
; CHECK: # %bb.0: # %start
; CHECK-NEXT: vupllg %v0, %v24
; CHECK-NEXT: vst %v0, 0(%r2), 3
; CHECK-NEXT: br %r14
start:
%0 = extractelement <2 x i64> %a, i32 1
%1 = zext i64 %0 to i128
ret i128 %1
}
define i128 @f3(<4 x i32> %a) {
; CHECK-LABEL: f3:
; CHECK: # %bb.0: # %start
; CHECK-NEXT: vuplhf %v0, %v24
; CHECK-NEXT: vuplhg %v0, %v0
; CHECK-NEXT: vst %v0, 0(%r2), 3
; CHECK-NEXT: br %r14
start:
%0 = extractelement <4 x i32> %a, i32 0
%1 = zext i32 %0 to i128
ret i128 %1
}
define i128 @f4(<4 x i32> %a) {
; CHECK-LABEL: f4:
; CHECK: # %bb.0: # %start
; CHECK-NEXT: vupllf %v0, %v24
; CHECK-NEXT: vuplhg %v0, %v0
; CHECK-NEXT: vst %v0, 0(%r2), 3
; CHECK-NEXT: br %r14
start:
%0 = extractelement <4 x i32> %a, i32 1
%1 = zext i32 %0 to i128
ret i128 %1
}
define i128 @f5(<4 x i32> %a) {
; CHECK-LABEL: f5:
; CHECK: # %bb.0: # %start
; CHECK-NEXT: vuplhf %v0, %v24
; CHECK-NEXT: vupllg %v0, %v0
; CHECK-NEXT: vst %v0, 0(%r2), 3
; CHECK-NEXT: br %r14
start:
%0 = extractelement <4 x i32> %a, i32 2
%1 = zext i32 %0 to i128
ret i128 %1
}
define i128 @f6(<4 x i32> %a) {
; CHECK-LABEL: f6:
; CHECK: # %bb.0: # %start
; CHECK-NEXT: vupllf %v0, %v24
; CHECK-NEXT: vupllg %v0, %v0
; CHECK-NEXT: vst %v0, 0(%r2), 3
; CHECK-NEXT: br %r14
start:
%0 = extractelement <4 x i32> %a, i32 3
%1 = zext i32 %0 to i128
ret i128 %1
}
|
