1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -tailcallopt < %s -mtriple=x86_64-unknown-unknown | FileCheck %s -check-prefix=X64
; RUN: llc -tailcallopt < %s -mtriple=x86_64-uefi | FileCheck %s -check-prefix=UEFI64
; RUN: llc -tailcallopt < %s -mtriple=i686-unknown-unknown | FileCheck %s -check-prefix=X86
; llc -tailcallopt should not enable tail calls from fastcc to tailcc or vice versa
declare tailcc i32 @tailcallee1(i32 %a1, i32 %a2, i32 %a3, i32 %a4)
define fastcc i32 @tailcaller1(i32 %in1, i32 %in2) nounwind {
; X64-LABEL: tailcaller1:
; X64: # %bb.0: # %entry
; X64-NEXT: pushq %rax
; X64-NEXT: movl %edi, %edx
; X64-NEXT: movl %esi, %ecx
; X64-NEXT: callq tailcallee1@PLT
; X64-NEXT: retq $8
;
; UEFI64-LABEL: tailcaller1:
; UEFI64: # %bb.0: # %entry
; UEFI64-NEXT: subq $40, %rsp
; UEFI64-NEXT: movl %ecx, %r8d
; UEFI64-NEXT: movl %edx, %r9d
; UEFI64-NEXT: callq tailcallee1
; UEFI64-NEXT: retq $40
;
; X86-LABEL: tailcaller1:
; X86: # %bb.0: # %entry
; X86-NEXT: pushl %edx
; X86-NEXT: pushl %ecx
; X86-NEXT: calll tailcallee1@PLT
; X86-NEXT: retl
entry:
%tmp11 = tail call tailcc i32 @tailcallee1(i32 %in1, i32 %in2, i32 %in1, i32 %in2)
ret i32 %tmp11
}
declare fastcc i32 @tailcallee2(i32 %a1, i32 %a2, i32 %a3, i32 %a4)
define tailcc i32 @tailcaller2(i32 %in1, i32 %in2) nounwind {
; X64-LABEL: tailcaller2:
; X64: # %bb.0: # %entry
; X64-NEXT: pushq %rax
; X64-NEXT: movl %edi, %edx
; X64-NEXT: movl %esi, %ecx
; X64-NEXT: callq tailcallee2@PLT
; X64-NEXT: retq $8
;
; UEFI64-LABEL: tailcaller2:
; UEFI64: # %bb.0: # %entry
; UEFI64-NEXT: subq $40, %rsp
; UEFI64-NEXT: movl %ecx, %r8d
; UEFI64-NEXT: movl %edx, %r9d
; UEFI64-NEXT: callq tailcallee2
; UEFI64-NEXT: retq $40
;
; X86-LABEL: tailcaller2:
; X86: # %bb.0: # %entry
; X86-NEXT: pushl %edx
; X86-NEXT: pushl %ecx
; X86-NEXT: calll tailcallee2@PLT
; X86-NEXT: retl
entry:
%tmp11 = tail call fastcc i32 @tailcallee2(i32 %in1, i32 %in2, i32 %in1, i32 %in2)
ret i32 %tmp11
}
|
