1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
|
# RUN: llvm-mc %s -triple=riscv64 -mattr=+q -M no-aliases -show-encoding \
# RUN: | FileCheck -check-prefixes=CHECK-ASM,CHECK-ASM-AND-OBJ %s
# RUN: llvm-mc -filetype=obj -triple=riscv64 -mattr=+q < %s \
# RUN: | llvm-objdump --mattr=+q -M no-aliases -d -r - \
# RUN: | FileCheck --check-prefix=CHECK-ASM-AND-OBJ %s
#
# RUN: not llvm-mc -triple riscv32 -mattr=+q < %s 2>&1 \
# RUN: | FileCheck -check-prefix=CHECK-RV32 %s
# CHECK-ASM-AND-OBJ: fcvt.l.q a0, ft0, dyn
# CHECK-ASM: encoding: [0x53,0x75,0x20,0xc6]
# CHECK-RV32: :[[@LINE+1]]:1: error: instruction requires the following: RV64I Base Instruction Set{{$}}
fcvt.l.q a0, ft0, dyn
# CHECK-ASM-AND-OBJ: fcvt.lu.q a1, ft1, dyn
# CHECK-ASM: encoding: [0xd3,0xf5,0x30,0xc6]
# CHECK-RV32: :[[@LINE+1]]:1: error: instruction requires the following: RV64I Base Instruction Set{{$}}
fcvt.lu.q a1, ft1, dyn
# CHECK-ASM-AND-OBJ: fcvt.q.l ft3, a3, dyn
# CHECK-ASM: encoding: [0xd3,0xf1,0x26,0xd6]
# CHECK-RV32: :[[@LINE+1]]:1: error: instruction requires the following: RV64I Base Instruction Set{{$}}
fcvt.q.l ft3, a3, dyn
# CHECK-ASM-AND-OBJ: fcvt.q.lu ft4, a4, dyn
# CHECK-ASM: encoding: [0x53,0x72,0x37,0xd6]
# CHECK-RV32: :[[@LINE+1]]:1: error: instruction requires the following: RV64I Base Instruction Set{{$}}
fcvt.q.lu ft4, a4, dyn
# Rounding modes
# CHECK-ASM-AND-OBJ: fcvt.q.l ft3, a3
# CHECK-ASM: encoding: [0xd3,0x81,0x26,0xd6]
# CHECK-RV32: :[[@LINE+1]]:1: error: instruction requires the following: RV64I Base Instruction Set{{$}}
fcvt.q.l ft3, a3, rne
# CHECK-ASM-AND-OBJ: fcvt.q.lu ft4, a4, rtz
# CHECK-ASM: encoding: [0x53,0x12,0x37,0xd6]
# CHECK-RV32: :[[@LINE+1]]:1: error: instruction requires the following: RV64I Base Instruction Set{{$}}
fcvt.q.lu ft4, a4, rtz
# CHECK-ASM-AND-OBJ: fcvt.l.q a0, ft0, rdn
# CHECK-ASM: encoding: [0x53,0x25,0x20,0xc6]
# CHECK-RV32: :[[@LINE+1]]:1: error: instruction requires the following: RV64I Base Instruction Set{{$}}
fcvt.l.q a0, ft0, rdn
# CHECK-ASM-AND-OBJ: fcvt.lu.q a1, ft1, rup
# CHECK-ASM: encoding: [0xd3,0xb5,0x30,0xc6]
# CHECK-RV32: :[[@LINE+1]]:1: error: instruction requires the following: RV64I Base Instruction Set{{$}}
fcvt.lu.q a1, ft1, rup
|
