1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
|
# RUN: llvm-mc %s -triple=xtensa -show-encoding --mattr=+interrupt \
# RUN: | FileCheck -check-prefixes=CHECK,CHECK-INST %s
.align 4
LBL0:
# Instruction format RRR
# CHECK-INST: rsil a2, 1
# CHECK: encoding: [0x20,0x61,0x00]
rsil a2, 1
# Instruction format RRR
# CHECK-INST: waiti 1
# CHECK: encoding: [0x00,0x71,0x00]
waiti 1
#Instruction format RRR
#CHECK-INST: rsr a2, interrupt
#CHECK: encoding: [0x20,0xe2,0x03]
rsr a2, interrupt
#Instruction format RRR
#CHECK-INST: rsr a2, interrupt
#CHECK: encoding: [0x20,0xe2,0x03]
rsr.interrupt a2
#Instruction format RRR
#CHECK-INST: rsr a2, interrupt
#CHECK: encoding: [0x20,0xe2,0x03]
rsr a2, 226
#Instruction format RRR
#CHECK-INST: wsr a2, intclear
#CHECK: encoding: [0x20,0xe3,0x13]
wsr a2, intclear
#Instruction format RRR
#CHECK-INST: wsr a2, intclear
#CHECK: encoding: [0x20,0xe3,0x13]
wsr.intclear a2
#Instruction format RRR
#CHECK-INST: wsr a2, intclear
#CHECK: encoding: [0x20,0xe3,0x13]
wsr a2, 227
#Instruction format RRR
#CHECK-INST: xsr a2, intenable
#CHECK: encoding: [0x20,0xe4,0x61]
xsr a2, intenable
#Instruction format RRR
#CHECK-INST: xsr a2, intenable
#CHECK: encoding: [0x20,0xe4,0x61]
xsr.intenable a2
#Instruction format RRR
#CHECK-INST: xsr a2, intenable
#CHECK: encoding: [0x20,0xe4,0x61]
xsr a2, 228
|
