1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
|
// RUN: not llvm-tblgen -gen-subtarget -I %p/../../include %s 2>&1 | FileCheck %s -DFILE=%s
include "llvm/Target/Target.td"
def TestTarget : Target;
// CHECK: [[FILE]]:[[@LINE+1]]:5: error: No schedule information for instruction 'TestInst' in SchedMachineModel 'TestSchedModel'
def TestInst : Instruction {
let OutOperandList = (outs);
let InOperandList = (ins);
bits<8> Inst = 0b00101010;
}
def TestSchedModel : SchedMachineModel {
let CompleteModel = 1;
}
def TestProcessor : ProcessorModel<"testprocessor", TestSchedModel, []>;
|
