1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
|
; NOTE: Assertions have been autogenerated by utils/update_test_checks.py UTC_ARGS: --version 5
; RUN: opt -S -passes=slp-vectorizer -mtriple=x86_64-unknown-linux-gnu < %s | FileCheck %s
define i1 @test() {
; CHECK-LABEL: define i1 @test() {
; CHECK-NEXT: [[ENTRY:.*:]]
; CHECK-NEXT: [[H_PROMOTED118_I_FR:%.*]] = freeze i32 1
; CHECK-NEXT: [[TMP0:%.*]] = insertelement <4 x i32> <i32 0, i32 0, i32 poison, i32 0>, i32 [[H_PROMOTED118_I_FR]], i32 2
; CHECK-NEXT: [[TMP1:%.*]] = add <4 x i32> zeroinitializer, [[TMP0]]
; CHECK-NEXT: [[TMP2:%.*]] = shufflevector <4 x i32> [[TMP0]], <4 x i32> [[TMP1]], <4 x i32> <i32 2, i32 2, i32 7, i32 2>
; CHECK-NEXT: [[TMP5:%.*]] = add <4 x i32> [[TMP1]], [[TMP2]]
; CHECK-NEXT: [[TMP6:%.*]] = and <4 x i32> [[TMP5]], <i32 0, i32 1, i32 1, i32 1>
; CHECK-NEXT: [[TMP7:%.*]] = icmp eq <4 x i32> [[TMP6]], <i32 1, i32 0, i32 0, i32 0>
; CHECK-NEXT: [[TMP8:%.*]] = call i1 @llvm.vector.reduce.or.v4i1(<4 x i1> [[TMP7]])
; CHECK-NEXT: [[OP_RDX:%.*]] = or i1 [[TMP8]], false
; CHECK-NEXT: ret i1 [[OP_RDX]]
;
entry:
%h.promoted118.i.fr = freeze i32 1
%invariant.op.i51 = add i32 %h.promoted118.i.fr, 0
%conv25.i = xor i32 0, 0
%add.i.i = add i32 %conv25.i, %h.promoted118.i.fr
%sext.i.mask = and i32 %add.i.i, 0
%cmp27.i = icmp eq i32 %sext.i.mask, 1
%0 = or i1 %cmp27.i, false
%conv25.i.1 = add i32 0, 0
%add.i.i.1 = add i32 %conv25.i.1, %h.promoted118.i.fr
%sext.i.1.mask = and i32 %add.i.i.1, 1
%cmp27.i.1 = icmp eq i32 %sext.i.1.mask, 0
%conv25.1.i.1 = xor i32 0, 0
%add.i.1.i.1 = add i32 %conv25.1.i.1, %h.promoted118.i.fr
%sext.1.i.1.mask = and i32 %add.i.1.i.1, 1
%cmp27.1.i.1 = icmp eq i32 %sext.1.i.1.mask, 0
%add.i.2.reass.i.1 = add i32 %invariant.op.i51, %conv25.i.1
%sext.2.i.1.mask = and i32 %add.i.2.reass.i.1, 1
%cmp27.2.i.1 = icmp eq i32 %sext.2.i.1.mask, 0
%1 = or i1 %cmp27.1.i.1, %cmp27.2.i.1
%2 = or i1 %cmp27.i.1, %1
%3 = or i1 %0, %2
ret i1 %3
}
|
