File: m4-ldr-str-w.s

package info (click to toggle)
llvm-toolchain-21 1%3A21.1.6-3
  • links: PTS, VCS
  • area: main
  • in suites: sid
  • size: 2,245,028 kB
  • sloc: cpp: 7,619,726; ansic: 1,434,018; asm: 1,058,748; python: 252,740; f90: 94,671; objc: 70,685; lisp: 42,813; pascal: 18,401; sh: 8,601; ml: 5,111; perl: 4,720; makefile: 3,675; awk: 3,523; javascript: 2,409; xml: 892; fortran: 770
file content (80 lines) | stat: -rw-r--r-- 3,157 bytes parent folder | download | duplicates (5)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
# NOTE: Assertions have been autogenerated by utils/update_mca_test_checks.py
# RUN: llvm-mca -mtriple thumbv7m-none-eabi -mcpu=cortex-m4 < %s | FileCheck %s
str.w r1, [r0], #16
str.w r1, [r0, 16]!
strb.w r1, [r0], #16
strb.w r1, [r0, 16]!
strh.w r1, [r0], #16
strh.w r1, [r0, 16]!
ldr.w r1, [r0], #16
ldr.w r1, [r0, 16]!
ldrb.w r1, [r0], #16
ldrb.w r1, [r0, 16]!
ldrh.w r1, [r0], #16
ldrh.w r1, [r0, 16]!
ldrsb.w r1, [r0], #16
ldrsb.w r1, [r0, 16]!
ldrsh.w r1, [r0], #16
ldrsh.w r1, [r0, 16]!

# CHECK:      Iterations:        100
# CHECK-NEXT: Instructions:      1600
# CHECK-NEXT: Total Cycles:      2601
# CHECK-NEXT: Total uOps:        1600

# CHECK:      Dispatch Width:    1
# CHECK-NEXT: uOps Per Cycle:    0.62
# CHECK-NEXT: IPC:               0.62
# CHECK-NEXT: Block RThroughput: 16.0

# CHECK:      Instruction Info:
# CHECK-NEXT: [1]: #uOps
# CHECK-NEXT: [2]: Latency
# CHECK-NEXT: [3]: RThroughput
# CHECK-NEXT: [4]: MayLoad
# CHECK-NEXT: [5]: MayStore
# CHECK-NEXT: [6]: HasSideEffects (U)

# CHECK:      [1]    [2]    [3]    [4]    [5]    [6]    Instructions:
# CHECK-NEXT:  1      1     1.00           *            str	r1, [r0], #16
# CHECK-NEXT:  1      1     1.00           *            str	r1, [r0, #16]!
# CHECK-NEXT:  1      1     1.00           *            strb	r1, [r0], #16
# CHECK-NEXT:  1      1     1.00           *            strb	r1, [r0, #16]!
# CHECK-NEXT:  1      1     1.00           *            strh	r1, [r0], #16
# CHECK-NEXT:  1      1     1.00           *            strh	r1, [r0, #16]!
# CHECK-NEXT:  1      2     1.00    *                   ldr	r1, [r0], #16
# CHECK-NEXT:  1      2     1.00    *                   ldr	r1, [r0, #16]!
# CHECK-NEXT:  1      2     1.00    *                   ldrb	r1, [r0], #16
# CHECK-NEXT:  1      2     1.00    *                   ldrb	r1, [r0, #16]!
# CHECK-NEXT:  1      2     1.00    *                   ldrh	r1, [r0], #16
# CHECK-NEXT:  1      2     1.00    *                   ldrh	r1, [r0, #16]!
# CHECK-NEXT:  1      2     1.00    *                   ldrsb	r1, [r0], #16
# CHECK-NEXT:  1      2     1.00    *                   ldrsb	r1, [r0, #16]!
# CHECK-NEXT:  1      2     1.00    *                   ldrsh	r1, [r0], #16
# CHECK-NEXT:  1      2     1.00    *                   ldrsh	r1, [r0, #16]!

# CHECK:      Resources:
# CHECK-NEXT: [0]   - M4Unit

# CHECK:      Resource pressure per iteration:
# CHECK-NEXT: [0]
# CHECK-NEXT: 16.00

# CHECK:      Resource pressure by instruction:
# CHECK-NEXT: [0]    Instructions:
# CHECK-NEXT: 1.00   str	r1, [r0], #16
# CHECK-NEXT: 1.00   str	r1, [r0, #16]!
# CHECK-NEXT: 1.00   strb	r1, [r0], #16
# CHECK-NEXT: 1.00   strb	r1, [r0, #16]!
# CHECK-NEXT: 1.00   strh	r1, [r0], #16
# CHECK-NEXT: 1.00   strh	r1, [r0, #16]!
# CHECK-NEXT: 1.00   ldr	r1, [r0], #16
# CHECK-NEXT: 1.00   ldr	r1, [r0, #16]!
# CHECK-NEXT: 1.00   ldrb	r1, [r0], #16
# CHECK-NEXT: 1.00   ldrb	r1, [r0, #16]!
# CHECK-NEXT: 1.00   ldrh	r1, [r0], #16
# CHECK-NEXT: 1.00   ldrh	r1, [r0, #16]!
# CHECK-NEXT: 1.00   ldrsb	r1, [r0], #16
# CHECK-NEXT: 1.00   ldrsb	r1, [r0, #16]!
# CHECK-NEXT: 1.00   ldrsh	r1, [r0], #16
# CHECK-NEXT: 1.00   ldrsh	r1, [r0, #16]!