1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
|
# NOTE: Assertions have been autogenerated by utils/update_mca_test_checks.py
# RUN: llvm-mca -mtriple=x86_64-unknown-unknown -mcpu=lunarlake -instruction-tables < %s | FileCheck %s
rdseed %ax
rdseed %eax
rdseed %rax
# CHECK: Instruction Info:
# CHECK-NEXT: [1]: #uOps
# CHECK-NEXT: [2]: Latency
# CHECK-NEXT: [3]: RThroughput
# CHECK-NEXT: [4]: MayLoad
# CHECK-NEXT: [5]: MayStore
# CHECK-NEXT: [6]: HasSideEffects (U)
# CHECK: [1] [2] [3] [4] [5] [6] Instructions:
# CHECK-NEXT: 1 100 0.17 U rdseedw %ax
# CHECK-NEXT: 1 100 0.17 U rdseedl %eax
# CHECK-NEXT: 1 100 0.17 U rdseedq %rax
# CHECK: Resources:
# CHECK-NEXT: [0] - LNLPPort00
# CHECK-NEXT: [1] - LNLPPort01
# CHECK-NEXT: [2] - LNLPPort02
# CHECK-NEXT: [3] - LNLPPort03
# CHECK-NEXT: [4] - LNLPPort04
# CHECK-NEXT: [5] - LNLPPort05
# CHECK-NEXT: [6] - LNLPPort10
# CHECK-NEXT: [7] - LNLPPort11
# CHECK-NEXT: [8] - LNLPPort20
# CHECK-NEXT: [9] - LNLPPort21
# CHECK-NEXT: [10] - LNLPPort22
# CHECK-NEXT: [11] - LNLPPort25
# CHECK-NEXT: [12] - LNLPPort26
# CHECK-NEXT: [13] - LNLPPort27
# CHECK-NEXT: [14] - LNLPPortInvalid
# CHECK-NEXT: [15] - LNLPVPort00
# CHECK-NEXT: [16] - LNLPVPort01
# CHECK-NEXT: [17] - LNLPVPort02
# CHECK-NEXT: [18] - LNLPVPort03
# CHECK: Resource pressure per iteration:
# CHECK-NEXT: [0] [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] [17] [18]
# CHECK-NEXT: 0.50 0.50 0.50 0.50 0.50 0.50 - - - - - - - - - - - - -
# CHECK: Resource pressure by instruction:
# CHECK-NEXT: [0] [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] [17] [18] Instructions:
# CHECK-NEXT: 0.17 0.17 0.17 0.17 0.17 0.17 - - - - - - - - - - - - - rdseedw %ax
# CHECK-NEXT: 0.17 0.17 0.17 0.17 0.17 0.17 - - - - - - - - - - - - - rdseedl %eax
# CHECK-NEXT: 0.17 0.17 0.17 0.17 0.17 0.17 - - - - - - - - - - - - - rdseedq %rax
|
