1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 5
; RUN: llc < %s -mtriple aarch64-none-linux-gnu | FileCheck %s
; Checks SME ABI routines can be implemented as stubs without +sme.
define i1 @__aarch64_sme_accessible() {
; CHECK-LABEL: __aarch64_sme_accessible:
; CHECK: // %bb.0: // %entry
; CHECK-NEXT: mov w0, #1 // =0x1
; CHECK-NEXT: ret
entry:
ret i1 true
}
define [2 x i64] @__arm_sme_state() {
; CHECK-LABEL: __arm_sme_state:
; CHECK: // %bb.0: // %entry
; CHECK-NEXT: mov x0, xzr
; CHECK-NEXT: mov x1, xzr
; CHECK-NEXT: ret
entry:
ret [2 x i64] zeroinitializer
}
define void @__arm_tpidr2_restore() {
; CHECK-LABEL: __arm_tpidr2_restore:
; CHECK: // %bb.0: // %entry
; CHECK-NEXT: ret
entry:
ret void
}
define void @__arm_tpidr2_save() {
; CHECK-LABEL: __arm_tpidr2_save:
; CHECK: // %bb.0: // %entry
; CHECK-NEXT: ret
entry:
ret void
}
define void @__arm_za_disable() {
; CHECK-LABEL: __arm_za_disable:
; CHECK: // %bb.0: // %entry
; CHECK-NEXT: ret
entry:
ret void
}
|