1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
|
; RUN: llc < %s -march=mips -mcpu=mips32 | FileCheck %s \
; RUN: -check-prefix=ALL -check-prefix=GP32 -check-prefix=NOT-R2-R6 \
; RUN: -check-prefix=32R1-R2
; RUN: llc < %s -march=mips -mcpu=mips32r2 | FileCheck %s \
; RUN: -check-prefix=ALL -check-prefix=GP32 \
; RUN: -check-prefix=32R1-R2 -check-prefix=R2-R6
; RUN: llc < %s -march=mips -mcpu=mips32r6 | FileCheck %s \
; RUN: -check-prefix=ALL -check-prefix=GP32 \
; RUN: -check-prefix=32R6 -check-prefix=R2-R6
; RUN: llc < %s -march=mips64 -mcpu=mips4 | FileCheck %s \
; RUN: -check-prefix=ALL -check-prefix=GP64 \
; RUN: -check-prefix=GP64-NOT-R6 -check-prefix=NOT-R2-R6
; RUN: llc < %s -march=mips64 -mcpu=mips64 | FileCheck %s \
; RUN: -check-prefix=ALL -check-prefix=GP64 \
; RUN: -check-prefix=GP64-NOT-R6 -check-prefix=NOT-R2-R6
; RUN: llc < %s -march=mips64 -mcpu=mips64r2 | FileCheck %s \
; RUN: -check-prefix=ALL -check-prefix=GP64 \
; RUN: -check-prefix=GP64-NOT-R6 -check-prefix R2-R6
; RUN: llc < %s -march=mips64 -mcpu=mips64r6 | FileCheck %s \
; RUN: -check-prefix=ALL -check-prefix=GP64 \
; RUN: -check-prefix=64R6 -check-prefix=R2-R6
define signext i1 @lshr_i1(i1 signext %a, i1 signext %b) {
entry:
; ALL-LABEL: lshr_i1:
; ALL: move $2, $4
%r = lshr i1 %a, %b
ret i1 %r
}
define zeroext i8 @lshr_i8(i8 zeroext %a, i8 zeroext %b) {
entry:
; ALL-LABEL: lshr_i8:
; ALL: srlv $[[T0:[0-9]+]], $4, $5
; ALL: andi $2, $[[T0]], 255
%r = lshr i8 %a, %b
ret i8 %r
}
define zeroext i16 @lshr_i16(i16 zeroext %a, i16 zeroext %b) {
entry:
; ALL-LABEL: lshr_i16:
; ALL: srlv $[[T0:[0-9]+]], $4, $5
; ALL: andi $2, $[[T0]], 65535
%r = lshr i16 %a, %b
ret i16 %r
}
define signext i32 @lshr_i32(i32 signext %a, i32 signext %b) {
entry:
; ALL-LABEL: lshr_i32:
; ALL: srlv $2, $4, $5
%r = lshr i32 %a, %b
ret i32 %r
}
define signext i64 @lshr_i64(i64 signext %a, i64 signext %b) {
entry:
; ALL-LABEL: lshr_i64:
; 32R1-R2: srlv $[[T0:[0-9]+]], $5, $7
; 32R1-R2: not $[[T1:[0-9]+]], $7
; 32R1-R2: sll $[[T2:[0-9]+]], $4, 1
; 32R1-R2: sllv $[[T3:[0-9]+]], $[[T2]], $[[T1]]
; 32R1-R2: or $3, $[[T3]], $[[T0]]
; 32R1-R2: srlv $[[T4:[0-9]+]], $4, $7
; 32R1-R2: andi $[[T5:[0-9]+]], $7, 32
; 32R1-R2: movn $3, $[[T4]], $[[T5]]
; 32R1-R2: jr $ra
; 32R1-R2: movn $2, $zero, $[[T5]]
; 32R6: srlv $[[T0:[0-9]+]], $5, $7
; 32R6: not $[[T1:[0-9]+]], $7
; 32R6: sll $[[T2:[0-9]+]], $4, 1
; 32R6: sllv $[[T3:[0-9]+]], $[[T2]], $[[T1]]
; 32R6: or $[[T4:[0-9]+]], $[[T3]], $[[T0]]
; 32R6: andi $[[T5:[0-9]+]], $7, 32
; 32R6: seleqz $[[T6:[0-9]+]], $[[T4]], $[[T3]]
; 32R6: srlv $[[T7:[0-9]+]], $4, $7
; 32R6: selnez $[[T8:[0-9]+]], $[[T7]], $[[T5]]
; 32R6: or $3, $[[T8]], $[[T6]]
; 32R6: jr $ra
; 32R6: seleqz $2, $[[T7]], $[[T5]]
; GP64: sll $[[T0:[0-9]+]], $5, 0
; GP64: dsrlv $2, $4, $[[T0]]
%r = lshr i64 %a, %b
ret i64 %r
}
define signext i128 @lshr_i128(i128 signext %a, i128 signext %b) {
entry:
; ALL-LABEL: lshr_i128:
; GP32: lw $25, %call16(__lshrti3)($gp)
; M3: sll $[[T0:[0-9]+]], $7, 0
; M3: dsrlv $[[T1:[0-9]+]], $4, $[[T0]]
; M3: andi $[[T2:[0-9]+]], $[[T0]], 32
; M3: bnez $[[T3:[0-9]+]], $[[BB0:BB[0-9_]+]]
; M3: move $3, $[[T1]]
; M3: dsrlv $[[T4:[0-9]+]], $5, $[[T0]]
; M3: dsll $[[T5:[0-9]+]], $4, 1
; M3: not $[[T6:[0-9]+]], $[[T0]]
; M3: dsllv $[[T7:[0-9]+]], $[[T5]], $[[T6]]
; M3: or $3, $[[T7]], $[[T4]]
; M3: $[[BB0]]:
; M3: bnez $[[T3]], $[[BB1:BB[0-9_]+]]
; M3: daddiu $2, $zero, 0
; M3: move $2, $[[T1]]
; M3: $[[BB1]]:
; M3: jr $ra
; M3: nop
; GP64-NOT-R6: sll $[[T0:[0-9]+]], $7, 0
; GP64-NOT-R6: dsrlv $[[T1:[0-9]+]], $5, $[[T0]]
; GP64-NOT-R6: dsll $[[T2:[0-9]+]], $4, 1
; GP64-NOT-R6: not $[[T3:[0-9]+]], $[[T0]]
; GP64-NOT-R6: dsllv $[[T4:[0-9]+]], $[[T2]], $[[T3]]
; GP64-NOT-R6: or $3, $[[T4]], $[[T1]]
; GP64-NOT-R6: dsrlv $2, $4, $[[T0]]
; GP64-NOT-R6: andi $[[T5:[0-9]+]], $[[T0]], 32
; GP64-NOT-R6: movn $3, $2, $[[T5]]
; GP64-NOT-R6: jr $ra
; GP64-NOT-R6: movn $2, $zero, $1
; 64R6: sll $[[T0:[0-9]+]], $7, 0
; 64R6: dsrlv $[[T1:[0-9]+]], $5, $[[T0]]
; 64R6: dsll $[[T2:[0-9]+]], $4, 1
; 64R6: not $[[T3:[0-9]+]], $[[T0]]
; 64R6: dsllv $[[T4:[0-9]+]], $[[T2]], $[[T3]]
; 64R6: or $[[T5:[0-9]+]], $[[T4]], $[[T1]]
; 64R6: andi $[[T6:[0-9]+]], $[[T0]], 32
; 64R6: sll $[[T7:[0-9]+]], $[[T6]], 0
; 64R6: seleqz $[[T8:[0-9]+]], $[[T5]], $[[T7]]
; 64R6: dsrlv $[[T9:[0-9]+]], $4, $[[T0]]
; 64R6: selnez $[[T10:[0-9]+]], $[[T9]], $[[T7]]
; 64R6: or $3, $[[T10]], $[[T8]]
; 64R6: jr $ra
; 64R6: seleqz $2, $[[T0]], $[[T7]]
%r = lshr i128 %a, %b
ret i128 %r
}
|
