1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
|
; RUN: llc < %s -mtriple=armv5te | FileCheck %s --check-prefix=V5
; RUN: llc < %s -mtriple=armv6 | FileCheck %s --check-prefix=V6
; RUN: llc < %s -mtriple=armv6t2 | FileCheck %s --check-prefix=V6T2
; RUN: llc < %s -mtriple=armv7 | FileCheck %s --check-prefix=V7
; PR18364
define i64 @f() #0 {
entry:
; V5-NOT: movw
; V6-NOT: movw
; V6T2: movw
; V7: movw
%y = alloca i64, align 8
%z = alloca i64, align 8
store i64 1, i64* %y, align 8
store i64 11579764786944, i64* %z, align 8
%0 = load i64, i64* %y, align 8
%1 = load i64, i64* %z, align 8
%sub = sub i64 %0, %1
ret i64 %sub
}
define i64 @g(i64 %a, i32 %b) #0 {
entry:
; V5-NOT: movw
; V6-NOT: movw
; V6T2: movw
; V7: movw
%0 = mul i64 %a, 86400000
%mul = add i64 %0, -210866803200000
%conv = sext i32 %b to i64
%add = add nsw i64 %mul, %conv
ret i64 %add
}
|
