1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
|
; NOTE: Assertions have been autogenerated by utils/update_test_checks.py
; RUN: opt < %s -instcombine -S | FileCheck %s
define i32 @sdiv1(i32 %x) {
; CHECK-LABEL: @sdiv1(
; CHECK-NEXT: [[Y:%.*]] = sdiv i32 %x, 8
; CHECK-NEXT: ret i32 [[Y]]
;
%y = sdiv i32 %x, 8
ret i32 %y
}
define i32 @sdiv2(i32 %x) {
; CHECK-LABEL: @sdiv2(
; CHECK-NEXT: [[Y:%.*]] = ashr exact i32 %x, 3
; CHECK-NEXT: ret i32 [[Y]]
;
%y = sdiv exact i32 %x, 8
ret i32 %y
}
define <2 x i32> @sdiv2_vec(<2 x i32> %x) {
; CHECK-LABEL: @sdiv2_vec(
; CHECK-NEXT: [[Y:%.*]] = ashr exact <2 x i32> %x, <i32 7, i32 7>
; CHECK-NEXT: ret <2 x i32> [[Y]]
;
%y = sdiv exact <2 x i32> %x, <i32 128, i32 128>
ret <2 x i32> %y
}
define i32 @sdiv3(i32 %x) {
; CHECK-LABEL: @sdiv3(
; CHECK-NEXT: [[Y:%.*]] = srem i32 %x, 3
; CHECK-NEXT: [[Z:%.*]] = sub i32 %x, [[Y]]
; CHECK-NEXT: ret i32 [[Z]]
;
%y = sdiv i32 %x, 3
%z = mul i32 %y, 3
ret i32 %z
}
define i32 @sdiv4(i32 %x) {
; CHECK-LABEL: @sdiv4(
; CHECK-NEXT: ret i32 %x
;
%y = sdiv exact i32 %x, 3
%z = mul i32 %y, 3
ret i32 %z
}
define i32 @sdiv5(i32 %x) {
; CHECK-LABEL: @sdiv5(
; CHECK-NEXT: [[Y:%.*]] = srem i32 %x, 3
; CHECK-NEXT: [[Z:%.*]] = sub i32 [[Y]], %x
; CHECK-NEXT: ret i32 [[Z]]
;
%y = sdiv i32 %x, 3
%z = mul i32 %y, -3
ret i32 %z
}
define i32 @sdiv6(i32 %x) {
; CHECK-LABEL: @sdiv6(
; CHECK-NEXT: [[Z:%.*]] = sub i32 0, %x
; CHECK-NEXT: ret i32 [[Z]]
;
%y = sdiv exact i32 %x, 3
%z = mul i32 %y, -3
ret i32 %z
}
define i32 @udiv1(i32 %x, i32 %w) {
; CHECK-LABEL: @udiv1(
; CHECK-NEXT: ret i32 %x
;
%y = udiv exact i32 %x, %w
%z = mul i32 %y, %w
ret i32 %z
}
define i32 @udiv2(i32 %x, i32 %w) {
; CHECK-LABEL: @udiv2(
; CHECK-NEXT: [[Z:%.*]] = lshr exact i32 %x, %w
; CHECK-NEXT: ret i32 [[Z]]
;
%y = shl i32 1, %w
%z = udiv exact i32 %x, %y
ret i32 %z
}
define i64 @ashr1(i64 %X) nounwind {
; CHECK-LABEL: @ashr1(
; CHECK-NEXT: [[A:%.*]] = shl i64 %X, 8
; CHECK-NEXT: [[B:%.*]] = ashr exact i64 [[A]], 2
; CHECK-NEXT: ret i64 [[B]]
;
%A = shl i64 %X, 8
%B = ashr i64 %A, 2 ; X/4
ret i64 %B
}
; PR9120
define i1 @ashr_icmp1(i64 %X) nounwind {
; CHECK-LABEL: @ashr_icmp1(
; CHECK-NEXT: [[B:%.*]] = icmp eq i64 %X, 0
; CHECK-NEXT: ret i1 [[B]]
;
%A = ashr exact i64 %X, 2 ; X/4
%B = icmp eq i64 %A, 0
ret i1 %B
}
define i1 @ashr_icmp2(i64 %X) nounwind {
; CHECK-LABEL: @ashr_icmp2(
; CHECK-NEXT: [[Z:%.*]] = icmp slt i64 %X, 16
; CHECK-NEXT: ret i1 [[Z]]
;
%Y = ashr exact i64 %X, 2 ; x / 4
%Z = icmp slt i64 %Y, 4 ; x < 16
ret i1 %Z
}
; PR9998
; Make sure we don't transform the ashr here into an sdiv
define i1 @pr9998(i32 %V) nounwind {
; CHECK-LABEL: @pr9998(
; CHECK-NEXT: [[W_MASK:%.*]] = and i32 %V, 1
; CHECK-NEXT: [[Z:%.*]] = icmp ne i32 [[W_MASK]], 0
; CHECK-NEXT: ret i1 [[Z]]
;
%W = shl i32 %V, 31
%X = ashr exact i32 %W, 31
%Y = sext i32 %X to i64
%Z = icmp ugt i64 %Y, 7297771788697658747
ret i1 %Z
}
define i1 @udiv_icmp1(i64 %X) {
; CHECK-LABEL: @udiv_icmp1(
; CHECK-NEXT: [[TMP1:%.*]] = icmp ne i64 %X, 0
; CHECK-NEXT: ret i1 [[TMP1]]
;
%A = udiv exact i64 %X, 5 ; X/5
%B = icmp ne i64 %A, 0
ret i1 %B
}
define i1 @udiv_icmp2(i64 %X) {
; CHECK-LABEL: @udiv_icmp2(
; CHECK-NEXT: [[TMP1:%.*]] = icmp eq i64 %X, 0
; CHECK-NEXT: ret i1 [[TMP1]]
;
%A = udiv exact i64 %X, 5 ; X/5 == 0 --> x == 0
%B = icmp eq i64 %A, 0
ret i1 %B
}
define i1 @sdiv_icmp1(i64 %X) {
; CHECK-LABEL: @sdiv_icmp1(
; CHECK-NEXT: [[TMP1:%.*]] = icmp eq i64 %X, 0
; CHECK-NEXT: ret i1 [[TMP1]]
;
%A = sdiv exact i64 %X, 5 ; X/5 == 0 --> x == 0
%B = icmp eq i64 %A, 0
ret i1 %B
}
define i1 @sdiv_icmp2(i64 %X) {
; CHECK-LABEL: @sdiv_icmp2(
; CHECK-NEXT: [[TMP1:%.*]] = icmp eq i64 %X, 5
; CHECK-NEXT: ret i1 [[TMP1]]
;
%A = sdiv exact i64 %X, 5 ; X/5 == 1 --> x == 5
%B = icmp eq i64 %A, 1
ret i1 %B
}
define i1 @sdiv_icmp3(i64 %X) {
; CHECK-LABEL: @sdiv_icmp3(
; CHECK-NEXT: [[TMP1:%.*]] = icmp eq i64 %X, -5
; CHECK-NEXT: ret i1 [[TMP1]]
;
%A = sdiv exact i64 %X, 5 ; X/5 == -1 --> x == -5
%B = icmp eq i64 %A, -1
ret i1 %B
}
define i1 @sdiv_icmp4(i64 %X) {
; CHECK-LABEL: @sdiv_icmp4(
; CHECK-NEXT: [[TMP1:%.*]] = icmp eq i64 %X, 0
; CHECK-NEXT: ret i1 [[TMP1]]
;
%A = sdiv exact i64 %X, -5 ; X/-5 == 0 --> x == 0
%B = icmp eq i64 %A, 0
ret i1 %B
}
define i1 @sdiv_icmp5(i64 %X) {
; CHECK-LABEL: @sdiv_icmp5(
; CHECK-NEXT: [[TMP1:%.*]] = icmp eq i64 %X, -5
; CHECK-NEXT: ret i1 [[TMP1]]
;
%A = sdiv exact i64 %X, -5 ; X/-5 == 1 --> x == -5
%B = icmp eq i64 %A, 1
ret i1 %B
}
define i1 @sdiv_icmp6(i64 %X) {
; CHECK-LABEL: @sdiv_icmp6(
; CHECK-NEXT: [[TMP1:%.*]] = icmp eq i64 %X, 5
; CHECK-NEXT: ret i1 [[TMP1]]
;
%A = sdiv exact i64 %X, -5 ; X/-5 == 1 --> x == 5
%B = icmp eq i64 %A, -1
ret i1 %B
}
|
