1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
|
//===-- Nios2MCTargetDesc.cpp - Nios2 Target Descriptions -----------------===//
//
// The LLVM Compiler Infrastructure
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
//
//===----------------------------------------------------------------------===//
//
// This file provides Nios2 specific target descriptions.
//
//===----------------------------------------------------------------------===//
#include "Nios2MCTargetDesc.h"
#include "InstPrinter/Nios2InstPrinter.h"
#include "Nios2MCAsmInfo.h"
#include "Nios2TargetStreamer.h"
#include "llvm/MC/MCInstrInfo.h"
#include "llvm/MC/MCRegisterInfo.h"
#include "llvm/MC/MCSubtargetInfo.h"
#include "llvm/Support/TargetRegistry.h"
using namespace llvm;
#define GET_INSTRINFO_MC_DESC
#include "Nios2GenInstrInfo.inc"
#define GET_SUBTARGETINFO_MC_DESC
#include "Nios2GenSubtargetInfo.inc"
#define GET_REGINFO_MC_DESC
#include "Nios2GenRegisterInfo.inc"
static MCInstrInfo *createNios2MCInstrInfo() {
MCInstrInfo *X = new MCInstrInfo();
InitNios2MCInstrInfo(X); // defined in Nios2GenInstrInfo.inc
return X;
}
static MCRegisterInfo *createNios2MCRegisterInfo(const Triple &TT) {
MCRegisterInfo *X = new MCRegisterInfo();
InitNios2MCRegisterInfo(X, Nios2::R15); // defined in Nios2GenRegisterInfo.inc
return X;
}
static MCSubtargetInfo *
createNios2MCSubtargetInfo(const Triple &TT, StringRef CPU, StringRef FS) {
if (CPU.empty() || CPU == "generic")
CPU = "nios2r1";
return createNios2MCSubtargetInfoImpl(TT, CPU, FS);
// createNios2MCSubtargetInfoImpl defined in Nios2GenSubtargetInfo.inc
}
static MCAsmInfo *createNios2MCAsmInfo(const MCRegisterInfo &MRI,
const Triple &TT) {
MCAsmInfo *MAI = new Nios2MCAsmInfo(TT);
unsigned SP = MRI.getDwarfRegNum(Nios2::SP, true);
MCCFIInstruction Inst = MCCFIInstruction::createDefCfa(nullptr, SP, 0);
MAI->addInitialFrameState(Inst);
return MAI;
}
static MCInstPrinter *createNios2MCInstPrinter(const Triple &T,
unsigned SyntaxVariant,
const MCAsmInfo &MAI,
const MCInstrInfo &MII,
const MCRegisterInfo &MRI) {
return new Nios2InstPrinter(MAI, MII, MRI);
}
static MCTargetStreamer *createNios2AsmTargetStreamer(MCStreamer &S,
formatted_raw_ostream &OS,
MCInstPrinter *InstPrint,
bool isVerboseAsm) {
return new Nios2TargetAsmStreamer(S, OS);
}
extern "C" void LLVMInitializeNios2TargetMC() {
Target *T = &getTheNios2Target();
// Register the MC asm info.
RegisterMCAsmInfoFn X(*T, createNios2MCAsmInfo);
// Register the MC instruction info.
TargetRegistry::RegisterMCInstrInfo(*T, createNios2MCInstrInfo);
// Register the MC register info.
TargetRegistry::RegisterMCRegInfo(*T, createNios2MCRegisterInfo);
// Register the asm target streamer.
TargetRegistry::RegisterAsmTargetStreamer(*T, createNios2AsmTargetStreamer);
// Register the MC subtarget info.
TargetRegistry::RegisterMCSubtargetInfo(*T, createNios2MCSubtargetInfo);
// Register the MCInstPrinter.
TargetRegistry::RegisterMCInstPrinter(*T, createNios2MCInstPrinter);
// Register the asm backend.
TargetRegistry::RegisterMCAsmBackend(*T, createNios2AsmBackend);
}
|
