File: missing-implicit-operand.mir

package info (click to toggle)
llvm-toolchain-6.0 1%3A6.0.1-10
  • links: PTS, VCS
  • area: main
  • in suites: buster
  • size: 598,080 kB
  • sloc: cpp: 3,046,253; ansic: 595,057; asm: 271,965; python: 128,926; objc: 106,554; sh: 21,906; lisp: 10,191; pascal: 6,094; ml: 5,544; perl: 5,265; makefile: 2,227; cs: 2,027; xml: 686; php: 212; csh: 117
file content (38 lines) | stat: -rw-r--r-- 760 bytes parent folder | download | duplicates (4)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
# RUN: not llc -march=x86-64 -run-pass none -o /dev/null %s 2>&1 | FileCheck %s
# This test ensures that the MIR parser reports an error when an instruction
# is missing one of its implicit register operands.

--- |

  define i32 @foo(i32* %p) {
  entry:
    %a = load i32, i32* %p
    %0 = icmp sle i32 %a, 10
    br i1 %0, label %less, label %exit

  less:
    ret i32 0

  exit:
    ret i32 %a
  }


...
---
name:            foo
body: |
  bb.0.entry:
    successors: %bb.1.less, %bb.2.exit

    %eax = MOV32rm %rdi, 1, _, 0, _
    CMP32ri8 %eax, 10, implicit-def %eflags
  ; CHECK: [[@LINE+1]]:20: missing implicit register operand 'implicit %eflags'
    JG_1 %bb.2.exit

  bb.1.less:
    %eax = MOV32r0 implicit-def %eflags

  bb.2.exit:
    RETQ %eax
...