File: selectiondag-sextload.ll

package info (click to toggle)
llvm-toolchain-6.0 1%3A6.0.1-10
  • links: PTS, VCS
  • area: main
  • in suites: buster
  • size: 598,080 kB
  • sloc: cpp: 3,046,253; ansic: 595,057; asm: 271,965; python: 128,926; objc: 106,554; sh: 21,906; lisp: 10,191; pascal: 6,094; ml: 5,544; perl: 5,265; makefile: 2,227; cs: 2,027; xml: 686; php: 212; csh: 117
file content (26 lines) | stat: -rw-r--r-- 576 bytes parent folder | download | duplicates (15)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
; RUN: llc --mtriple=powerpc64le-linux-gnu < %s | FileCheck %s

; It tests in function DAGCombiner::visitSIGN_EXTEND_INREG
; signext will not be combined with extload, and causes extra zext.

declare void @g(i32 signext)

define void @foo(i8* %p) {
entry:
  br label %while.body

while.body:
  %0 = load i8, i8* %p, align 1
  %conv = zext i8 %0 to i32
  %cmp = icmp sgt i8 %0, 0
  br i1 %cmp, label %if.then, label %while.body
; CHECK:     lbz
; CHECK:     extsb.
; CHECK-NOT: rlwinm
; CHECK:     ble

if.then:
  tail call void @g(i32 signext %conv)
  br label %while.body
}