1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
|
# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
# RUN: llc -mtriple=x86_64-linux-gnu -global-isel -run-pass=instruction-select -verify-machineinstrs %s -o - | FileCheck %s --check-prefix=ALL
--- |
define double @test(float %a) {
entry:
%conv = fpext float %a to double
ret double %conv
}
...
---
name: test
alignment: 4
legalized: true
regBankSelected: true
registers:
- { id: 0, class: vecr, preferred-register: '' }
- { id: 1, class: vecr, preferred-register: '' }
liveins:
fixedStack:
stack:
constants:
body: |
bb.1.entry:
liveins: %xmm0
; ALL-LABEL: name: test
; ALL: [[COPY:%[0-9]+]]:fr32 = COPY %xmm0
; ALL: [[CVTSS2SDrr:%[0-9]+]]:fr64 = CVTSS2SDrr [[COPY]]
; ALL: %xmm0 = COPY [[CVTSS2SDrr]]
; ALL: RET 0, implicit %xmm0
%0(s32) = COPY %xmm0
%1(s64) = G_FPEXT %0(s32)
%xmm0 = COPY %1(s64)
RET 0, implicit %xmm0
...
|
