1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
|
from __future__ import print_function
import lldb
from lldbsuite.test.lldbtest import *
from lldbsuite.test.decorators import *
from gdbclientutils import *
class TestTargetXMLArch(GDBRemoteTestBase):
@skipIfXmlSupportMissing
@expectedFailureAll(archs=["i386"])
@skipIfRemote
def test(self):
"""
Test lldb's parsing of the <architecture> tag in the target.xml register
description packet.
"""
class MyResponder(MockGDBServerResponder):
def qXferRead(self, obj, annex, offset, length):
if annex == "target.xml":
return """<?xml version="1.0"?>
<target version="1.0">
<architecture>i386:x86-64</architecture>
<feature name="org.gnu.gdb.i386.core">
<flags id="i386_eflags" size="4">
<field name="CF" start="0" end="0"/>
<field name="" start="1" end="1"/>
<field name="PF" start="2" end="2"/>
<field name="AF" start="4" end="4"/>
<field name="ZF" start="6" end="6"/>
<field name="SF" start="7" end="7"/>
<field name="TF" start="8" end="8"/>
<field name="IF" start="9" end="9"/>
<field name="DF" start="10" end="10"/>
<field name="OF" start="11" end="11"/>
<field name="NT" start="14" end="14"/>
<field name="RF" start="16" end="16"/>
<field name="VM" start="17" end="17"/>
<field name="AC" start="18" end="18"/>
<field name="VIF" start="19" end="19"/>
<field name="VIP" start="20" end="20"/>
<field name="ID" start="21" end="21"/>
</flags>
<reg name="rax" bitsize="64" regnum="0" type="int" group="general"/>
<reg name="rbx" bitsize="64" regnum="1" type="int" group="general"/>
<reg name="rcx" bitsize="64" regnum="2" type="int" group="general"/>
<reg name="rdx" bitsize="64" regnum="3" type="int" group="general"/>
<reg name="rsi" bitsize="64" regnum="4" type="int" group="general"/>
<reg name="rdi" bitsize="64" regnum="5" type="int" group="general"/>
<reg name="rbp" bitsize="64" regnum="6" type="data_ptr" group="general"/>
<reg name="rsp" bitsize="64" regnum="7" type="data_ptr" group="general"/>
<reg name="r8" bitsize="64" regnum="8" type="int" group="general"/>
<reg name="r9" bitsize="64" regnum="9" type="int" group="general"/>
<reg name="r10" bitsize="64" regnum="10" type="int" group="general"/>
<reg name="r11" bitsize="64" regnum="11" type="int" group="general"/>
<reg name="r12" bitsize="64" regnum="12" type="int" group="general"/>
<reg name="r13" bitsize="64" regnum="13" type="int" group="general"/>
<reg name="r14" bitsize="64" regnum="14" type="int" group="general"/>
<reg name="r15" bitsize="64" regnum="15" type="int" group="general"/>
<reg name="rip" bitsize="64" regnum="16" type="code_ptr" group="general"/>
<reg name="eflags" bitsize="32" regnum="17" type="i386_eflags" group="general"/>
<reg name="cs" bitsize="32" regnum="18" type="int" group="general"/>
<reg name="ss" bitsize="32" regnum="19" type="int" group="general"/>
<reg name="ds" bitsize="32" regnum="20" type="int" group="general"/>
<reg name="es" bitsize="32" regnum="21" type="int" group="general"/>
<reg name="fs" bitsize="32" regnum="22" type="int" group="general"/>
<reg name="gs" bitsize="32" regnum="23" type="int" group="general"/>
<reg name="st0" bitsize="80" regnum="24" type="i387_ext" group="float"/>
<reg name="st1" bitsize="80" regnum="25" type="i387_ext" group="float"/>
<reg name="st2" bitsize="80" regnum="26" type="i387_ext" group="float"/>
<reg name="st3" bitsize="80" regnum="27" type="i387_ext" group="float"/>
<reg name="st4" bitsize="80" regnum="28" type="i387_ext" group="float"/>
<reg name="st5" bitsize="80" regnum="29" type="i387_ext" group="float"/>
<reg name="st6" bitsize="80" regnum="30" type="i387_ext" group="float"/>
<reg name="st7" bitsize="80" regnum="31" type="i387_ext" group="float"/>
<reg name="fctrl" bitsize="32" regnum="32" type="int" group="float"/>
<reg name="fstat" bitsize="32" regnum="33" type="int" group="float"/>
<reg name="ftag" bitsize="32" regnum="34" type="int" group="float"/>
<reg name="fiseg" bitsize="32" regnum="35" type="int" group="float"/>
<reg name="fioff" bitsize="32" regnum="36" type="int" group="float"/>
<reg name="foseg" bitsize="32" regnum="37" type="int" group="float"/>
<reg name="fooff" bitsize="32" regnum="38" type="int" group="float"/>
<reg name="fop" bitsize="32" regnum="39" type="int" group="float"/>
</feature>
</target>""", False
else:
return None, False
def qC(self):
return "QC1"
def haltReason(self):
return "T05thread:00000001;06:9038d60f00700000;07:98b4062680ffffff;10:c0d7bf1b80ffffff;"
def readRegister(self, register):
regs = {0x0: "00b0060000610000",
0xa: "68fe471c80ffffff",
0xc: "60574a1c80ffffff",
0xd: "18f3042680ffffff",
0xe: "be8a4d7142000000",
0xf: "50df471c80ffffff",
0x10: "c0d7bf1b80ffffff" }
if register in regs:
return regs[register]
else:
return "0000000000000000"
self.server.responder = MyResponder()
interp = self.dbg.GetCommandInterpreter()
result = lldb.SBCommandReturnObject()
if self.TraceOn():
interp.HandleCommand("log enable gdb-remote packets", result)
target = self.dbg.CreateTarget('')
self.assertEqual('', target.GetTriple())
process = self.connect(target)
if self.TraceOn():
interp.HandleCommand("target list", result)
print(result.GetOutput())
self.assertTrue(target.GetTriple().startswith('x86_64--'))
|
