File: inst-select-amdgcn.kernarg.segment.ptr.mir

package info (click to toggle)
llvm-toolchain-7 1%3A7.0.1-8
  • links: PTS, VCS
  • area: main
  • in suites: buster
  • size: 733,456 kB
  • sloc: cpp: 3,776,651; ansic: 633,271; asm: 350,301; python: 142,716; objc: 107,612; sh: 22,626; lisp: 11,056; perl: 7,999; pascal: 6,742; ml: 5,537; awk: 3,536; makefile: 2,557; cs: 2,027; xml: 841; ruby: 156
file content (19 lines) | stat: -rw-r--r-- 542 bytes parent folder | download | duplicates (3) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
 
# XFAIL: *
# RUN: llc -march=amdgcn -run-pass=instruction-select -verify-machineinstrs -global-isel %s -o - | FileCheck %s -check-prefixes=GCN

# FIXME: This requires additional context for what input registers are special inputs not present in MIR.

---

name:            kernarg_segment_Ptr
legalized:       true
regBankSelected: true

body: |
  bb.0:
    %0:vgpr(p4) = G_INTRINSIC intrinsic(@llvm.amdgcn.kernarg.segment.ptr)
    %1:sgpr(s32) = G_LOAD %0 :: (load 4)
    %2:vgpr(p1) = G_IMPLICIT_DEF
    G_STORE %1, %2 :: (store 4)
...
---