1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
|
; RUN: opt -S -mtriple=amdgcn-amd-amdhsa -codegenprepare %s | FileCheck %s
define internal fastcc void @callee(i32* nocapture %p, i32 %a) #0 {
store volatile i32 %a, i32* %p, align 4
ret void
}
; CHECK-LABEL: @func_caller(
; CHECK: tail call fastcc void @callee(
; CHECK-NEXT: ret void
; CHECK: ret void
define void @func_caller(i32* nocapture %p, i32 %a, i32 %b) #0 {
entry:
%cmp = icmp eq i32 %b, 0
br i1 %cmp, label %bb, label %ret
bb:
tail call fastcc void @callee(i32* %p, i32 %a)
br label %ret
ret:
ret void
}
; CHECK-LABEL: @kernel_caller(
; CHECK: tail call fastcc void @callee(
; CHECK-NEXT: br label %ret
; CHECK: ret void
define amdgpu_kernel void @kernel_caller(i32* nocapture %p, i32 %a, i32 %b) #0 {
entry:
%cmp = icmp eq i32 %b, 0
br i1 %cmp, label %bb, label %ret
bb:
tail call fastcc void @callee(i32* %p, i32 %a)
br label %ret
ret:
ret void
}
attributes #0 = { nounwind }
|
