1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
|
; RUN: llc -march=hexagon -enable-pipeliner < %s | FileCheck %s
; Test that we generate the correct value for a Phi in the epilog
; that is for a value defined two stages earlier. An extra copy in the
; epilog means the schedule is incorrect.
; CHECK: endloop0
; CHECK-NOT: r{{[0-9]+}} = r{{[0-9]+}}
; Function Attrs: nounwind
define void @f0(i32 %a0, i32* %a1, [1000 x i32]* %a2) #0 {
b0:
br i1 undef, label %b1, label %b3
b1: ; preds = %b1, %b0
%v0 = phi i32 [ %v8, %b1 ], [ 1, %b0 ]
%v1 = load i32, i32* null, align 4, !tbaa !0
%v2 = getelementptr inbounds i32, i32* %a1, i32 %v0
%v3 = load i32, i32* %v2, align 4, !tbaa !0
%v4 = load i32, i32* undef, align 4, !tbaa !0
%v5 = mul nsw i32 %v4, %v3
%v6 = add nsw i32 %v5, %v1
%v7 = getelementptr inbounds [1000 x i32], [1000 x i32]* %a2, i32 %v0, i32 0
store i32 %v6, i32* %v7, align 4, !tbaa !0
%v8 = add nsw i32 %v0, 1
%v9 = icmp eq i32 %v8, %a0
br i1 %v9, label %b2, label %b1
b2: ; preds = %b1
unreachable
b3: ; preds = %b0
ret void
}
attributes #0 = { nounwind "target-cpu"="hexagonv60" }
!0 = !{!1, !1, i64 0}
!1 = !{!"long", !2, i64 0}
!2 = !{!"omnipotent char", !3, i64 0}
!3 = !{!"Simple C/C++ TBAA"}
|
