1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
|
; RUN: llc -march=hexagon -disable-hexagon-shuffle=0 -O2 < %s | FileCheck %s
; Generate vmemu (unaligned).
; CHECK: vmemu
; CHECK: vmemu
; CHECK: vmemu
; CHECK-NOT: vmem
target triple = "hexagon"
; Function Attrs: nounwind
define void @f0(i8* nocapture readonly %a0, i8* nocapture readonly %a1, i8* nocapture %a2) #0 {
b0:
%v0 = bitcast i8* %a0 to <16 x i32>*
%v1 = load <16 x i32>, <16 x i32>* %v0, align 4, !tbaa !0
%v2 = bitcast i8* %a1 to <16 x i32>*
%v3 = load <16 x i32>, <16 x i32>* %v2, align 4, !tbaa !0
%v4 = tail call <16 x i32> @llvm.hexagon.V6.vaddw(<16 x i32> %v1, <16 x i32> %v3)
%v5 = bitcast i8* %a2 to <16 x i32>*
store <16 x i32> %v4, <16 x i32>* %v5, align 4, !tbaa !0
ret void
}
; Function Attrs: nounwind readnone
declare <16 x i32> @llvm.hexagon.V6.vaddw(<16 x i32>, <16 x i32>) #1
attributes #0 = { nounwind "target-cpu"="hexagonv60" "target-features"="+hvxv60,+hvx-length64b" }
attributes #1 = { nounwind readnone }
!0 = !{!1, !1, i64 0}
!1 = !{!"omnipotent char", !2, i64 0}
!2 = !{!"Simple C/C++ TBAA"}
|
