File: vec-perm-13.ll

package info (click to toggle)
llvm-toolchain-7 1%3A7.0.1-8~deb9u3
  • links: PTS, VCS
  • area: main
  • in suites: stretch
  • size: 733,456 kB
  • sloc: cpp: 3,776,651; ansic: 633,271; asm: 350,301; python: 142,716; objc: 107,612; sh: 22,626; lisp: 11,056; perl: 7,999; pascal: 6,742; ml: 5,537; awk: 3,536; makefile: 2,557; cs: 2,027; xml: 841; ruby: 156
file content (38 lines) | stat: -rw-r--r-- 1,687 bytes parent folder | download | duplicates (31)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
; Test vector shuffles on vectors with implicitly extended elements
;
; RUN: llc < %s -mtriple=s390x-linux-gnu -mcpu=z13 | \
; RUN:   FileCheck -check-prefix=CHECK-CODE %s
; RUN: llc < %s -mtriple=s390x-linux-gnu -mcpu=z13 | \
; RUN:   FileCheck -check-prefix=CHECK-VECTOR %s

define <4 x i16> @f1(<4 x i16> %x) {
; CHECK-CODE-LABEL: f1:
; CHECK-CODE: larl [[REG:%r[0-5]]],
; CHECK-CODE: vl [[MASK:%v[0-9]+]], 0([[REG]])
; CHECK-CODE: vgbm [[ELT:%v[0-9]+]], 0
; CHECK-CODE: vperm %v24, %v24, [[ELT]], [[MASK]]
; CHECK-CODE: br %r14

; CHECK-VECTOR: .space  1                                        
; CHECK-VECTOR-NEXT: .space  1                                        
; CHECK-VECTOR-NEXT: .space  1                                        
; CHECK-VECTOR-NEXT: .space  1                                        
; CHECK-VECTOR-NEXT: .byte   6
; CHECK-VECTOR-NEXT: .byte   7
; CHECK-VECTOR-NEXT: .byte   22
; CHECK-VECTOR-NEXT: .byte   23
; CHECK-VECTOR-NEXT: .space  1                                        
; CHECK-VECTOR-NEXT: .space  1                                        
; CHECK-VECTOR-NEXT: .space  1                                        
; CHECK-VECTOR-NEXT: .space  1                                        
; CHECK-VECTOR-NEXT: .space  1                                        
; CHECK-VECTOR-NEXT: .space  1                                        
; CHECK-VECTOR-NEXT: .space  1                                        
; CHECK-VECTOR-NEXT: .space  1                                        

  %elt = extractelement <4 x i16> %x, i32 3
  %vec1 = insertelement <4 x i16> undef, i16 %elt, i32 2
  %vec2 = insertelement <4 x i16> %vec1, i16 0, i32 3
  ret <4 x i16> %vec2
}