File: multiple-lhs-operands.mir

package info (click to toggle)
llvm-toolchain-9 1%3A9.0.1-16.1
  • links: PTS, VCS
  • area: main
  • in suites: bullseye
  • size: 882,388 kB
  • sloc: cpp: 4,167,636; ansic: 714,256; asm: 457,610; python: 155,927; objc: 65,094; sh: 42,856; lisp: 26,908; perl: 7,786; pascal: 7,722; makefile: 6,881; ml: 5,581; awk: 3,648; cs: 2,027; xml: 888; javascript: 381; ruby: 156
file content (31 lines) | stat: -rw-r--r-- 842 bytes parent folder | download | duplicates (30)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
# RUN: llc -mtriple=aarch64-none-linux-gnu -run-pass none -o - %s | FileCheck %s
# This test ensures that the MIR parser can parse multiple register machine
# operands before '='.

# This tests that a MIR file with no vregs does not get altered by mir-canon.
# RUN: llc -mtriple=aarch64 -o - -run-pass mir-canonicalizer -verify-machineinstrs %s

--- |

  declare void @foo()

  define void @trivial_fp_func() {
  entry:
    call void @foo()
    ret void
  }

...
---
name:            trivial_fp_func
body: |
  bb.0.entry:
    liveins: $lr, $fp, $lr, $fp

    $sp = frame-setup STPXpre killed $fp, killed $lr, $sp, -2
    $fp = frame-setup ADDXri $sp, 0, 0
    BL @foo, csr_aarch64_aapcs, implicit-def dead $lr, implicit $sp, implicit-def $sp
  ; CHECK: $sp, $fp, $lr = LDPXpost $sp, 2
    $sp, $fp, $lr = LDPXpost $sp, 2
    RET_ReallyLR
...