1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
|
; NOTE: Assertions have been autogenerated by utils/update_test_checks.py
; RUN: opt -S -instcombine < %s | FileCheck %s
define i64 @sel_false_val_is_a_masked_shl_of_true_val1(i32 %x, i64 %y) {
; CHECK-LABEL: @sel_false_val_is_a_masked_shl_of_true_val1(
; CHECK-NEXT: [[TMP1:%.*]] = and i32 [[X:%.*]], 15
; CHECK-NEXT: [[TMP2:%.*]] = shl nuw nsw i32 [[TMP1]], 2
; CHECK-NEXT: [[TMP3:%.*]] = icmp eq i32 [[TMP1]], 0
; CHECK-NEXT: [[NARROW:%.*]] = select i1 [[TMP3]], i32 0, i32 [[TMP2]]
; CHECK-NEXT: [[TMP4:%.*]] = zext i32 [[NARROW]] to i64
; CHECK-NEXT: [[TMP5:%.*]] = ashr i64 [[Y:%.*]], [[TMP4]]
; CHECK-NEXT: ret i64 [[TMP5]]
;
%1 = and i32 %x, 15
%2 = shl nuw nsw i32 %1, 2
%3 = zext i32 %2 to i64
%4 = icmp eq i32 %1, 0
%5 = ashr i64 %y, %3
%6 = select i1 %4, i64 %y, i64 %5
ret i64 %6
}
define i64 @sel_false_val_is_a_masked_shl_of_true_val2(i32 %x, i64 %y) {
; CHECK-LABEL: @sel_false_val_is_a_masked_shl_of_true_val2(
; CHECK-NEXT: [[TMP1:%.*]] = shl i32 [[X:%.*]], 2
; CHECK-NEXT: [[TMP2:%.*]] = and i32 [[TMP1]], 60
; CHECK-NEXT: [[TMP3:%.*]] = zext i32 [[TMP2]] to i64
; CHECK-NEXT: [[TMP4:%.*]] = ashr i64 [[Y:%.*]], [[TMP3]]
; CHECK-NEXT: ret i64 [[TMP4]]
;
%1 = and i32 %x, 15
%2 = shl nuw nsw i32 %1, 2
%3 = zext i32 %2 to i64
%4 = icmp eq i32 %2, 0
%5 = ashr i64 %y, %3
%6 = select i1 %4, i64 %y, i64 %5
ret i64 %6
}
define i64 @sel_false_val_is_a_masked_lshr_of_true_val1(i32 %x, i64 %y) {
; CHECK-LABEL: @sel_false_val_is_a_masked_lshr_of_true_val1(
; CHECK-NEXT: [[TMP1:%.*]] = and i32 [[X:%.*]], 60
; CHECK-NEXT: [[TMP2:%.*]] = lshr exact i32 [[TMP1]], 2
; CHECK-NEXT: [[TMP3:%.*]] = icmp eq i32 [[TMP1]], 0
; CHECK-NEXT: [[NARROW:%.*]] = select i1 [[TMP3]], i32 0, i32 [[TMP2]]
; CHECK-NEXT: [[TMP4:%.*]] = zext i32 [[NARROW]] to i64
; CHECK-NEXT: [[TMP5:%.*]] = ashr i64 [[Y:%.*]], [[TMP4]]
; CHECK-NEXT: ret i64 [[TMP5]]
;
%1 = and i32 %x, 60
%2 = lshr i32 %1, 2
%3 = zext i32 %2 to i64
%4 = icmp eq i32 %1, 0
%5 = ashr i64 %y, %3
%6 = select i1 %4, i64 %y, i64 %5
ret i64 %6
}
define i64 @sel_false_val_is_a_masked_lshr_of_true_val2(i32 %x, i64 %y) {
; CHECK-LABEL: @sel_false_val_is_a_masked_lshr_of_true_val2(
; CHECK-NEXT: [[TMP1:%.*]] = lshr i32 [[X:%.*]], 2
; CHECK-NEXT: [[TMP2:%.*]] = and i32 [[TMP1]], 15
; CHECK-NEXT: [[TMP3:%.*]] = zext i32 [[TMP2]] to i64
; CHECK-NEXT: [[TMP4:%.*]] = ashr i64 [[Y:%.*]], [[TMP3]]
; CHECK-NEXT: ret i64 [[TMP4]]
;
%1 = and i32 %x, 60
%2 = lshr i32 %1, 2
%3 = zext i32 %2 to i64
%4 = icmp eq i32 %2, 0
%5 = ashr i64 %y, %3
%6 = select i1 %4, i64 %y, i64 %5
ret i64 %6
}
define i64 @sel_false_val_is_a_masked_ashr_of_true_val1(i32 %x, i64 %y) {
; CHECK-LABEL: @sel_false_val_is_a_masked_ashr_of_true_val1(
; CHECK-NEXT: [[TMP1:%.*]] = and i32 [[X:%.*]], -2147483588
; CHECK-NEXT: [[TMP2:%.*]] = ashr exact i32 [[TMP1]], 2
; CHECK-NEXT: [[TMP3:%.*]] = icmp eq i32 [[TMP1]], 0
; CHECK-NEXT: [[NARROW:%.*]] = select i1 [[TMP3]], i32 0, i32 [[TMP2]]
; CHECK-NEXT: [[TMP4:%.*]] = zext i32 [[NARROW]] to i64
; CHECK-NEXT: [[TMP5:%.*]] = ashr i64 [[Y:%.*]], [[TMP4]]
; CHECK-NEXT: ret i64 [[TMP5]]
;
%1 = and i32 %x, -2147483588
%2 = ashr i32 %1, 2
%3 = zext i32 %2 to i64
%4 = icmp eq i32 %1, 0
%5 = ashr i64 %y, %3
%6 = select i1 %4, i64 %y, i64 %5
ret i64 %6
}
define i64 @sel_false_val_is_a_masked_ashr_of_true_val2(i32 %x, i64 %y) {
; CHECK-LABEL: @sel_false_val_is_a_masked_ashr_of_true_val2(
; CHECK-NEXT: [[TMP1:%.*]] = ashr i32 [[X:%.*]], 2
; CHECK-NEXT: [[TMP2:%.*]] = and i32 [[TMP1]], -536870897
; CHECK-NEXT: [[TMP3:%.*]] = zext i32 [[TMP2]] to i64
; CHECK-NEXT: [[TMP4:%.*]] = ashr i64 [[Y:%.*]], [[TMP3]]
; CHECK-NEXT: ret i64 [[TMP4]]
;
%1 = and i32 %x, -2147483588
%2 = ashr i32 %1, 2
%3 = zext i32 %2 to i64
%4 = icmp eq i32 %2, 0
%5 = ashr i64 %y, %3
%6 = select i1 %4, i64 %y, i64 %5
ret i64 %6
}
|
