1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
|
# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
# RUN: llc -mtriple=aarch64-- -run-pass=instruction-select -verify-machineinstrs %s -o - | FileCheck %s
--- |
target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128"
define i8 @const_s8() { ret i8 42 }
define i16 @const_s16() { ret i16 42 }
define i32 @const_s32() { ret i32 42 }
define i64 @const_s64() { ret i64 1234567890123 }
define i32 @fconst_s32() { ret i32 42 }
define i64 @fconst_s64() { ret i64 1234567890123 }
define float @fconst_s32_0() { ret float 0.0 }
define double @fconst_s64_0() { ret double 0.0 }
...
---
name: const_s8
legalized: true
regBankSelected: true
body: |
bb.0:
; CHECK-LABEL: name: const_s8
; CHECK: [[MOVi32imm:%[0-9]+]]:gpr32 = MOVi32imm 42
; CHECK: [[COPY:%[0-9]+]]:gpr32all = COPY [[MOVi32imm]]
; CHECK: $w0 = COPY [[COPY]]
%0:gpr(s8) = G_CONSTANT i8 42
%1:gpr(s32) = G_ANYEXT %0(s8)
$w0 = COPY %1(s32)
...
---
name: const_s16
legalized: true
regBankSelected: true
body: |
bb.0:
; CHECK-LABEL: name: const_s16
; CHECK: [[MOVi32imm:%[0-9]+]]:gpr32 = MOVi32imm 42
; CHECK: [[COPY:%[0-9]+]]:gpr32all = COPY [[MOVi32imm]]
; CHECK: $w0 = COPY [[COPY]]
%0:gpr(s16) = G_CONSTANT i16 42
%1:gpr(s32) = G_ANYEXT %0(s16)
$w0 = COPY %1(s32)
...
---
name: const_s32
legalized: true
regBankSelected: true
registers:
- { id: 0, class: gpr }
body: |
bb.0:
; CHECK-LABEL: name: const_s32
; CHECK: [[MOVi32imm:%[0-9]+]]:gpr32 = MOVi32imm 42
; CHECK: $w0 = COPY [[MOVi32imm]]
%0(s32) = G_CONSTANT i32 42
$w0 = COPY %0(s32)
...
---
name: const_s64
legalized: true
regBankSelected: true
registers:
- { id: 0, class: gpr }
body: |
bb.0:
; CHECK-LABEL: name: const_s64
; CHECK: [[MOVi64imm:%[0-9]+]]:gpr64 = MOVi64imm 1234567890123
; CHECK: $x0 = COPY [[MOVi64imm]]
%0(s64) = G_CONSTANT i64 1234567890123
$x0 = COPY %0(s64)
...
---
name: fconst_s32
legalized: true
regBankSelected: true
registers:
- { id: 0, class: fpr }
body: |
bb.0:
; CHECK-LABEL: name: fconst_s32
; CHECK: [[FMOVSi:%[0-9]+]]:fpr32 = FMOVSi 12
; CHECK: $s0 = COPY [[FMOVSi]]
%0(s32) = G_FCONSTANT float 3.5
$s0 = COPY %0(s32)
...
---
name: fconst_s64
legalized: true
regBankSelected: true
registers:
- { id: 0, class: fpr }
body: |
bb.0:
; CHECK-LABEL: name: fconst_s64
; CHECK: [[FMOVDi:%[0-9]+]]:fpr64 = FMOVDi 112
; CHECK: $d0 = COPY [[FMOVDi]]
%0(s64) = G_FCONSTANT double 1.0
$d0 = COPY %0(s64)
...
---
name: fconst_s32_0
legalized: true
regBankSelected: true
registers:
- { id: 0, class: fpr }
body: |
bb.0:
; CHECK-LABEL: name: fconst_s32_0
; CHECK: [[FMOVS0_:%[0-9]+]]:fpr32 = FMOVS0
; CHECK: $s0 = COPY [[FMOVS0_]]
%0(s32) = G_FCONSTANT float 0.0
$s0 = COPY %0(s32)
...
---
name: fconst_s64_0
legalized: true
regBankSelected: true
registers:
- { id: 0, class: fpr }
body: |
bb.0:
; CHECK-LABEL: name: fconst_s64_0
; CHECK: [[FMOVD0_:%[0-9]+]]:fpr64 = FMOVD0
; CHECK: $x0 = COPY [[FMOVD0_]]
%0(s64) = G_FCONSTANT double 0.0
$x0 = COPY %0(s64)
...
|
