1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
|
# RUN: llc -march=amdgcn -mcpu=gfx1010 -verify-machineinstrs -run-pass greedy,amdgpu-regbanks-reassign,virtregrewriter -o - %s | FileCheck -check-prefix=GCN %s
# GCN-LABEL: v1_vs_v5{{$}}
# GCN: V_AND_B32_e32 killed $vgpr3, killed $vgpr1,
---
name: v1_vs_v5
tracksRegLiveness: true
registers:
- { id: 0, class: vgpr_32, preferred-register: '$vgpr1' }
- { id: 1, class: vgpr_32, preferred-register: '$vgpr5' }
- { id: 2, class: vgpr_32 }
body: |
bb.0:
%0 = IMPLICIT_DEF
%1 = IMPLICIT_DEF
%2 = V_AND_B32_e32 %1, %0, implicit $exec
S_ENDPGM 0
...
# GCN-LABEL: v0_1_vs_v4{{$}}
# GCN: GLOBAL_STORE_DWORD killed renamable $vgpr0_vgpr1, killed renamable $vgpr3,
---
name: v0_1_vs_v4
tracksRegLiveness: true
registers:
- { id: 0, class: vgpr_32, preferred-register: '$vgpr4' }
- { id: 1, class: vreg_64, preferred-register: '$vgpr0_vgpr1' }
body: |
bb.0:
%0 = IMPLICIT_DEF
%1 = IMPLICIT_DEF
GLOBAL_STORE_DWORD %1, %0, 0, 0, 0, 0, implicit $exec
S_ENDPGM 0
...
# GCN-LABEL: v1_2_vs_v4_5{{$}}
# GCN: GLOBAL_STORE_DWORDX2 killed renamable $vgpr2_vgpr3, killed renamable $vgpr4_vgpr5,
---
name: v1_2_vs_v4_5
tracksRegLiveness: true
registers:
- { id: 0, class: vreg_64, preferred-register: '$vgpr4_vgpr5' }
- { id: 1, class: vreg_64, preferred-register: '$vgpr1_vgpr2' }
body: |
bb.0:
%0 = IMPLICIT_DEF
%1 = IMPLICIT_DEF
GLOBAL_STORE_DWORDX2 %1, %0, 0, 0, 0, 0, implicit $exec
S_ENDPGM 0
...
# GCN-LABEL: s11_vs_vcc{{$}}
# GCN: $vgpr0, $vcc_lo = V_ADDC_U32_e64 killed $sgpr14, killed $vgpr0, killed $vcc_lo, 0
---
name: s11_vs_vcc
tracksRegLiveness: true
registers:
- { id: 0, class: sgpr_32, preferred-register: '$sgpr11' }
- { id: 1, class: vgpr_32 }
- { id: 2, class: vgpr_32 }
body: |
bb.0:
%0 = IMPLICIT_DEF
%1 = IMPLICIT_DEF
$vcc_lo = IMPLICIT_DEF
%2, $vcc_lo = V_ADDC_U32_e64 killed %0, killed %1, killed $vcc_lo, 0, implicit $exec
S_ENDPGM 0
...
# GCN-LABEL: s0_vs_s16{{$}}
# GCN: S_AND_B32 killed renamable $sgpr14, $sgpr0,
---
name: s0_vs_s16
tracksRegLiveness: true
registers:
- { id: 0, class: sgpr_32, preferred-register: '$sgpr16' }
- { id: 1, class: sgpr_32 }
body: |
bb.0:
%0 = IMPLICIT_DEF
$sgpr0 = IMPLICIT_DEF
%1 = S_AND_B32 %0, $sgpr0, implicit-def $scc
S_ENDPGM 0
...
# GCN-LABEL: s1_vs_s16{{$}}
# GCN: S_AND_B32 killed renamable $sgpr14, $sgpr1,
---
name: s1_vs_s16
tracksRegLiveness: true
registers:
- { id: 0, class: sgpr_32, preferred-register: '$sgpr16' }
- { id: 1, class: sgpr_32 }
body: |
bb.0:
%0 = IMPLICIT_DEF
$sgpr1 = IMPLICIT_DEF
%1 = S_AND_B32 %0, $sgpr1, implicit-def $scc
S_ENDPGM 0
...
# GCN-LABEL: s12_vs_null{{$}}
# GCN: S_AND_B32 $sgpr_null, killed renamable $sgpr14,
---
name: s12_vs_null
tracksRegLiveness: true
registers:
- { id: 0, class: sgpr_32, preferred-register: '$sgpr12' }
- { id: 1, class: sgpr_32 }
body: |
bb.0:
%0 = IMPLICIT_DEF
%1 = S_AND_B32 $sgpr_null, %0, implicit-def $scc
S_ENDPGM 0
...
# GCN-LABEL: s13_vs_m0{{$}}
# GCN: S_AND_B32 $m0, killed renamable $sgpr14,
---
name: s13_vs_m0
tracksRegLiveness: true
registers:
- { id: 0, class: sgpr_32, preferred-register: '$sgpr13' }
- { id: 1, class: sgpr_32 }
body: |
bb.0:
%0 = IMPLICIT_DEF
%1 = S_AND_B32 $m0, %0, implicit-def $scc
S_ENDPGM 0
...
# GCN-LABEL: s12_13_vs_s28_s29{{$}}
# GCN: S_AND_B64 $sgpr28_sgpr29, killed renamable $sgpr14_sgpr15,
---
name: s12_13_vs_s28_s29
tracksRegLiveness: true
registers:
- { id: 0, class: sreg_64, preferred-register: '$sgpr12_sgpr13' }
- { id: 1, class: sreg_64 }
body: |
bb.0:
%0 = IMPLICIT_DEF
$sgpr28_sgpr29 = IMPLICIT_DEF
%1 = S_AND_B64 $sgpr28_sgpr29, %0, implicit-def $scc
S_ENDPGM 0
...
# GCN-LABEL: livein{{$}}
# GCN: V_AND_B32_e32 killed $vgpr4, killed $vgpr0,
---
name: livein
tracksRegLiveness: true
registers:
- { id: 0, class: vgpr_32, preferred-register: '$vgpr0' }
- { id: 1, class: vgpr_32, preferred-register: '$vgpr4' }
- { id: 2, class: vgpr_32 }
liveins:
- { reg: '$vgpr0', virtual-reg: '' }
- { reg: '$vgpr4', virtual-reg: '' }
body: |
bb.0:
liveins: $vgpr0, $vgpr4
%0 = COPY $vgpr0
%1 = COPY $vgpr4
%2 = V_AND_B32_e32 %1, %0, implicit $exec
S_ENDPGM 0
...
# GCN-LABEL: liveout{{$}}
# GCN: V_AND_B32_e32 $vgpr4, $vgpr0,
---
name: liveout
tracksRegLiveness: true
registers:
- { id: 0, class: vgpr_32, preferred-register: '$vgpr0' }
- { id: 1, class: vgpr_32, preferred-register: '$vgpr4' }
- { id: 2, class: vgpr_32 }
body: |
bb.0:
%0 = IMPLICIT_DEF
%1 = IMPLICIT_DEF
%2 = V_AND_B32_e32 %1, %0, implicit $exec
$vgpr0 = COPY %0
$vgpr4 = COPY %1
S_ENDPGM 0
...
# GCN-LABEL: implicit{{$}}
# GCN: V_MOV_B32_indirect undef $vgpr4, undef $vgpr0, implicit $exec, implicit-def dead renamable $vgpr0_vgpr1_vgpr2_vgpr3, implicit killed $vgpr4_vgpr5_vgpr6_vgpr7, implicit $m0
---
name: implicit
tracksRegLiveness: true
registers:
- { id: 0, class: vreg_128 }
- { id: 1, class: vreg_128, preferred-register: '$vgpr4_vgpr5_vgpr6_vgpr7' }
body: |
bb.0:
%1 = IMPLICIT_DEF
V_MOV_B32_indirect undef %1.sub0:vreg_128, undef $vgpr0, implicit $exec, implicit-def %0:vreg_128, implicit %1:vreg_128, implicit $m0
S_ENDPGM 0
...
# GCN-LABEL: occupancy_limit{{$}}
# GCN: V_AND_B32_e32 $vgpr4, $vgpr0,
---
name: occupancy_limit
tracksRegLiveness: true
registers:
- { id: 0, class: vgpr_32, preferred-register: '$vgpr0' }
- { id: 1, class: vgpr_32, preferred-register: '$vgpr4' }
- { id: 2, class: vgpr_32, preferred-register: '$vgpr1' }
- { id: 3, class: vreg_64, preferred-register: '$vgpr2_vgpr3' }
- { id: 4, class: vgpr_32, preferred-register: '$vgpr5' }
- { id: 5, class: vreg_64, preferred-register: '$vgpr6_vgpr7' }
- { id: 6, class: vreg_128, preferred-register: '$vgpr8_vgpr9_vgpr10_vgpr11' }
- { id: 7, class: vreg_128, preferred-register: '$vgpr12_vgpr13_vgpr14_vgpr15' }
- { id: 8, class: vreg_128, preferred-register: '$vgpr16_vgpr17_vgpr18_vgpr19' }
- { id: 9, class: vreg_128, preferred-register: '$vgpr20_vgpr21_vgpr22_vgpr23' }
body: |
bb.0:
%0 = IMPLICIT_DEF
%1 = IMPLICIT_DEF
%3 = IMPLICIT_DEF
%4 = IMPLICIT_DEF
%5 = IMPLICIT_DEF
%6 = IMPLICIT_DEF
%7 = IMPLICIT_DEF
%8 = IMPLICIT_DEF
%9 = IMPLICIT_DEF
%2 = V_AND_B32_e32 %1, %0, implicit $exec
GLOBAL_STORE_DWORD %3, %0, 0, 0, 0, 0, implicit $exec
GLOBAL_STORE_DWORD %3, %1, 0, 0, 0, 0, implicit $exec
GLOBAL_STORE_DWORD %3, %2, 0, 0, 0, 0, implicit $exec
GLOBAL_STORE_DWORD %3, %4, 0, 0, 0, 0, implicit $exec
GLOBAL_STORE_DWORDX2 %3, %5, 0, 0, 0, 0, implicit $exec
GLOBAL_STORE_DWORDX4 %3, %6, 0, 0, 0, 0, implicit $exec
GLOBAL_STORE_DWORDX4 %3, %7, 0, 0, 0, 0, implicit $exec
GLOBAL_STORE_DWORDX4 %3, %8, 0, 0, 0, 0, implicit $exec
GLOBAL_STORE_DWORDX4 %3, %9, 0, 0, 0, 0, implicit $exec
S_ENDPGM 0
...
# GCN-LABEL: csr{{$}}
# GCN: V_AND_B32_e32 $vgpr4, $vgpr0,
---
name: csr
tracksRegLiveness: true
registers:
- { id: 0, class: vgpr_32, preferred-register: '$vgpr0' }
- { id: 1, class: vgpr_32, preferred-register: '$vgpr4' }
- { id: 2, class: vgpr_32, preferred-register: '$vgpr1' }
- { id: 3, class: vreg_64, preferred-register: '$vgpr2_vgpr3' }
- { id: 4, class: vgpr_32, preferred-register: '$vgpr5' }
- { id: 5, class: vreg_64, preferred-register: '$vgpr6_vgpr7' }
- { id: 6, class: vreg_128, preferred-register: '$vgpr8_vgpr9_vgpr10_vgpr11' }
- { id: 7, class: vreg_128, preferred-register: '$vgpr12_vgpr13_vgpr14_vgpr15' }
- { id: 8, class: vreg_128, preferred-register: '$vgpr16_vgpr17_vgpr18_vgpr19' }
- { id: 9, class: vreg_128, preferred-register: '$vgpr20_vgpr21_vgpr22_vgpr23' }
- { id: 10, class: vreg_128, preferred-register: '$vgpr24_vgpr25_vgpr26_vgpr27' }
- { id: 11, class: vreg_128, preferred-register: '$vgpr28_vgpr29_vgpr30_vgpr31' }
- { id: 12, class: vgpr_32, preferred-register: '$vgpr33' }
body: |
bb.0:
%0 = IMPLICIT_DEF
%1 = IMPLICIT_DEF
%3 = IMPLICIT_DEF
%4 = IMPLICIT_DEF
%5 = IMPLICIT_DEF
%6 = IMPLICIT_DEF
%7 = IMPLICIT_DEF
%8 = IMPLICIT_DEF
%9 = IMPLICIT_DEF
%10 = IMPLICIT_DEF
%11 = IMPLICIT_DEF
%12 = IMPLICIT_DEF
%2 = V_AND_B32_e32 %1, %0, implicit $exec
GLOBAL_STORE_DWORD %3, %0, 0, 0, 0, 0, implicit $exec
GLOBAL_STORE_DWORD %3, %1, 0, 0, 0, 0, implicit $exec
GLOBAL_STORE_DWORD %3, %2, 0, 0, 0, 0, implicit $exec
GLOBAL_STORE_DWORD %3, %4, 0, 0, 0, 0, implicit $exec
GLOBAL_STORE_DWORDX2 %3, %5, 0, 0, 0, 0, implicit $exec
GLOBAL_STORE_DWORDX4 %3, %6, 0, 0, 0, 0, implicit $exec
GLOBAL_STORE_DWORDX4 %3, %7, 0, 0, 0, 0, implicit $exec
GLOBAL_STORE_DWORDX4 %3, %8, 0, 0, 0, 0, implicit $exec
GLOBAL_STORE_DWORDX4 %3, %9, 0, 0, 0, 0, implicit $exec
GLOBAL_STORE_DWORDX4 %3, %10, 0, 0, 0, 0, implicit $exec
GLOBAL_STORE_DWORDX4 %3, %11, 0, 0, 0, 0, implicit $exec
GLOBAL_STORE_DWORD %3, %12, 0, 0, 0, 0, implicit $exec
S_ENDPGM 0
...
# Do not touch undefs
# GCN-LABEL: s0_vs_s16_undef{{$}}
# GCN: S_AND_B32 killed renamable $sgpr16, undef $sgpr0,
---
name: s0_vs_s16_undef
tracksRegLiveness: true
registers:
- { id: 0, class: sgpr_32, preferred-register: '$sgpr16' }
- { id: 1, class: sgpr_32 }
body: |
bb.0:
%0 = IMPLICIT_DEF
%1 = S_AND_B32 %0, undef $sgpr0, implicit-def $scc
S_ENDPGM 0
...
# GCN-LABEL: smem_bundle{{$}}
# GCN: S_BUFFER_LOAD_DWORD_SGPR renamable $sgpr0_sgpr1_sgpr2_sgpr3, renamable $sgpr15, 0, 0
# GCN: S_BUFFER_LOAD_DWORD_SGPR renamable $sgpr0_sgpr1_sgpr2_sgpr3, renamable $sgpr14, 0, 0
---
name: smem_bundle
tracksRegLiveness: true
registers:
- { id: 0, class: sreg_128, preferred-register: '$sgpr0_sgpr1_sgpr2_sgpr3' }
- { id: 1, class: sreg_32_xm0_xexec, preferred-register: '$sgpr16' }
- { id: 2, class: sreg_32_xm0_xexec, preferred-register: '$sgpr17' }
- { id: 3, class: sreg_32_xm0_xexec, preferred-register: '$sgpr4' }
- { id: 4, class: sreg_32_xm0_xexec, preferred-register: '$sgpr5' }
body: |
bb.0:
%0 = IMPLICIT_DEF
%1 = IMPLICIT_DEF
%2 = IMPLICIT_DEF
early-clobber %3, early-clobber %4 = BUNDLE %0, %1, %2 {
%3 = S_BUFFER_LOAD_DWORD_SGPR %0, %1, 0, 0
%4 = S_BUFFER_LOAD_DWORD_SGPR %0, %2, 0, 0
}
S_ENDPGM 0
...
# GCN-LABEL: vreg_512_subs{{$}}
# don't care about the assignment: this used to trigger an infinite loop
---
name: vreg_512_subs
tracksRegLiveness: true
registers:
- { id: 1, class: vreg_512, preferred-register: '$vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15' }
- { id: 2, class: vgpr_32, preferred-register: '$vgpr28' }
body: |
bb.0:
%1 = IMPLICIT_DEF
%2 = IMPLICIT_DEF
DS_WRITE2_B32_gfx9 %2, %1.sub0, %1.sub1, 0, 1, 0, implicit $exec
DS_WRITE2_B32_gfx9 %2, %1.sub2, %1.sub3, 2, 3, 0, implicit $exec
DS_WRITE2_B32_gfx9 %2, %1.sub4, %1.sub5, 4, 5, 0, implicit $exec
DS_WRITE2_B32_gfx9 %2, %1.sub6, %1.sub7, 6, 7, 0, implicit $exec
DS_WRITE2_B32_gfx9 %2, %1.sub8, %1.sub9, 8, 9, 0, implicit $exec
DS_WRITE2_B32_gfx9 %2, %1.sub10, %1.sub11, 10, 11, 0, implicit $exec
DS_WRITE2_B32_gfx9 %2, %1.sub12, %1.sub13, 12, 13, 0, implicit $exec
DS_WRITE2_B32_gfx9 %2, %1.sub14, %1.sub15, 14, 15, 0, implicit $exec
S_ENDPGM 0
...
|
